NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
NEW DATABASE - 350 MILLION DATASHEETS FROM 8500 MANUFACTURERS
| Catalog Datasheet Results | Type | Document Tags |
| Abstract: interface in low power applications 5 MBd Logic Gate Optocoupler Single Channel High CMR Part , MBd Logic Gate Optocoupler Single Channel SO-8 Part Number Package 300 mil SO 8 DIP · · , connected 5 MBd Logic Gate Optocoupler Single Channel Wide Body Part Number Package 300 mil SO 8 , connected 5 MBd Logic Gate Optocoupler Single Channel Low Current Part Number HCPL-2300 HCPL-2300 Package , ) 630 V peak VDE 0884 with option 060 5 MBd Logic Gate Optocoupler Dual Channel High CMR Part ... | Original |
6 pages, |
HCPL2211 HCPL-2232 HCPL2232 HCPL-2212 HCPL-0211 HP optocoupler HCNW2211 HCPL-2300 HCPL-2211 HCPL-0201 2212 OPTOCOUPLER hp 2232 logic gate 2232 OPTOCOUPLER datasheet abstract |
|
|||
| Abstract: FOD8001 FOD8001, FODM8061 FODM8061, FODM8071 FODM8071 high speed logic gate optocouplers Fairchild's Offering The FOD8001 FOD8001, FODM8061 FODM8061 and FODM8071 FODM8071 are 3.3V/5V high speed logic gate optocouplers that support isolated communications between systems without conducting ground loops or hazardous voltages. Each high speed logic gate , of 5V high speed logic gate optocouplers. ® Features & Benefits · Excellent noise immunity , , samples and more, please visit: www.fairchildsemi.com Logic Gate Optocouplers Selection Guide Part ... | Original |
2 pages, |
Avago cross cml cross FOD0710 FOD0720 FOD0721 ACPL-M75L FODM611 FODM8061 FODM8071 IEC60747-5-2 M600 FOD07xx logic gate opto cross reference avago FOD8001 FODM8061 FOD8001 abstract |
|
|||
| Abstract: Small Outline High-Speed Logic Gate Optocouplers Device Description Application Typical Data Rate [NRZ] Guaranteed CMR Specified Input Current Withstand Test Voltage/ Regulatory Approval Page No. H ANODES CATHODE [3 G II Vie 3»t IIVOUT Ugno HCPL-0600 HCPL-0600 Small Outline Optically Coupled Logic Gate Lino Receiver, High Speed Ground Isolation 10MBd 10 K V/|xs @ Vcm-IOV (Typical) 5.0 mA 2500 Vac/ 1 min. , Coupled Logic Gate High Speed Logic Ground Isolation 5000 V4is@ Vch-50V HCPL-0611 HCPL-0611 Motor Controls ... | OCR Scan |
1 pages, |
6N135 6N136 HCPL HCPL-0600 HCPL-0601 HCPL-0611 HCPL-2502 HCPL-4502 HCPL-4503 HCPL-4504 HP 2531 HP 2530 HP 4502 A 2531 0601 UL1577 HCPL-0600 abstract |
|
|||
| Abstract: Peripheral Positive AND Driver with Logic Gate Outputs Internally Connected to NPN output transistors. V0 , Case 693 Dual Positive NAND driver with Logic Gate Outputs Internally Connected to NPN Output , Suffix - Case 693 Dual Positive OR Driver With Logic Gate Outputs Internally Connected to NPN Output , Suffix - Case 693 Dual Positive NOR Driver with Logic Gate Output Internally Connected to NPN Output ... | OCR Scan |
1 pages, |
logic gate MC3453 MC75451 MC75452 MC75453 MC75454 MC75461 MC75462 MC75463 MC75464 transistors MC3453 abstract |
|
|||
| Abstract: Family Easier interface in low power applications 10 MBd up to 50 MBd Logic Gate Optocoupler , to 50 MBd Logic Gate Optocoupler Single Channel SO-8 Part Number Package 300 mil SO 8 DIP , to 50 MBd Logic Gate Optocoupler Single Channel Wide Body Part Number Package 300 mil SO 8 DIP , · · 100 10 MBd up to 50 MBd Logic Gate Optocoupler Single Channel High CMR Part Number , 10 MBd up to 50 MBd Logic Gate Optocoupler Single Channel Low Current Part Number Package 300 mil ... | Original |
9 pages, |
HCPL-2611 HCPL-0710 HCPL-2400 HCPL-061A HCPL-261N HCPL-7100 HCPL-7101 HCPL-061N HCPL-2411 HCPL-0611 logic gate high speed logic to logic optocoupler HP 4661 optocoupler HCPL-063N datasheet abstract |
|
|||
| Abstract: 8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE PHOTOCOUPLER 6N137 6N137 Features: · High speed 10Mbit/s · Guaranteed performance from -40 to 85 · Logic gate output · High isolation voltage between input , to a high speed integrated photo detector logic gate with a strobable output. It is packaged in a , HIGH SPEED 10MBit/s LOGIC GATE PHOTOCOUPLER 6N137 6N137 Absolute Maximum Ratings (Ta=25°C) Parameter , http://www.everlight.com February 23, 2009 8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE PHOTOCOUPLER ... | Original |
15 pages, |
10-MBIT logic gate 6N137 application note a 6n137 photocoupler 0-5v 6N137 6N137 EVERLIGHT EL 6N137 6N137 abstract |
|
|||
| Abstract: 8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE PHOTOCOUPLER Features: · High speed 10Mbit/s ·10kV/us , -40 to 85 · Logic gate output · High isolation voltage between input and output (Viso=5000 V rms ) · , integrated photo detector logic gate with a strobable output. It is packaged in a 8-pin DIP package and , LOGIC GATE PHOTOCOUPLER Absolute Maximum Ratings (Ta=25° C) Parameter Forward current Enable input , 2 http://www.everlight.com November 2, 2011 8 PIN DIP HIGH SPEED 10MBit/s LOGIC GATE ... | Original |
15 pages, |
EL2611 6N137 photocoupler 0-5v 6N137 EVERLIGHT EL 6N137 EL2611 abstract |
|
|||
| Abstract: 8 PIN SOP HIGH SPEED 10MBit/s LOGIC GATE EL06XX EL06XX series PHOTOCOUPLER Features: · High speed 10Mbit , · Logic gate output · High isolation voltage between input and output (Viso=3750 V rms ) · Pb free , logic gate with a strobable output. The devices are packaged in an 8-pin small outline package which , Rev.1 http://www.everlight.com Frebruary 15, 2011 8 PIN SOP HIGH SPEED 10MBit/s LOGIC GATE EL06XX EL06XX , ://www.everlight.com Frebruary 15, 2011 8 PIN SOP HIGH SPEED 10MBit/s LOGIC GATE EL06XX EL06XX series PHOTOCOUPLER ... | Original |
14 pages, |
so8 footprint EL06XX E214129 EL06XX abstract |
|
|||
| Abstract: divide-by-10 current at the TTL output pin. By allowing the logic converter to function as a logic gate the normally , INPUT GATE MULTIPLE LOGIC GATE CAPABILITY This Material Copyrighted By Its Respective Manufacturer ... | OCR Scan |
1 pages, |
logic converter ecl 95h90 9595 10/11 prescaler VHF prescaler 10/11 95H90 95h90 prescaler 95H90 95H90 abstract |
|
|||
| Abstract: FODM611 FODM611 High Noise Immunity, 5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler , high-speed logic gate output (open collector) optocoupler, which supports isolated communications allowing , AlGaAS LED at the input, optically coupled to a high speed integrated photodetector logic gate. The , FODM611 FODM611 - High Noise Immunity, 5V, 10Mbit/sec Logic Gate Output (Open Collector) Optocoupler May 2010 , www.fairchildsemi.com 2 FODM611 FODM611 - High Noise Immunity, 5V, 10Mbit/sec Logic Gate Output (Open Collector ... | Original |
12 pages, |
J-STD-020B IEC60747-5-2 FODM611R2 "Logic Gate" MKT-MFP05A FODM611 M611 OPTOCOUPLER M611 FODM611 abstract |
|
|||
| Abstract | Saved from | Date Saved | File Size | Type | Download |
| Over 1.1 million files (1986-2013): html articles, reference designs, gerber files, chemical content, spice models, programs, code, pricing, images, circuits, parametric data, RoHS data, cross references, pcns, military data, and more. Please note that due to their age, these files do not always format correctly in modern browsers. Disclaimer. |
|||||
| Xilinx Answer #2155 : Definition of a "gate", when defining number of logic gates in a FPGA Answers Database Definition of a "gate", when defining number of logic gates in a FPGA Record #2155 Problem Title: Definition of a "gate", when defining number of logic gates in a FPGA : For example, for a XC4010E XC4010E XC4010E XC4010E: The typical gate range for this part is 7000-20000 logic gates, using www.datasheetarchive.com/files/xilinx/docs/wcd00007/wcd00737.htm |
Xilinx | 17/07/1998 | 3.9 Kb | HTM | wcd00737.htm |
| Xilinx Answer #2155 : Definition of a "gate", when defining number of logic gates in a FPGA Answers Database Definition of a "gate", when defining number of logic gates in a FPGA Record #2155 Problem Title: Definition of a "gate", when defining number of logic gates in a FPGA example, for a XC4010E XC4010E XC4010E XC4010E: The typical gate range for this part is 7000-20000 logic gates, using 20 www.datasheetarchive.com/files/xilinx/docs/wcd00007/wcd007a4-v1.htm |
Xilinx | 16/02/1999 | 3.98 Kb | HTM | wcd007a4-v1.htm |
| Xilinx Answer #1454 : XC5200 XC5200 XC5200 XC5200: LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 : XC5200 XC5200 XC5200 XC5200: LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 Problem Description logic gates for an XC5200 XC5200 XC5200 XC5200 design. The maximum number of inputs should be 4. The bug may cause !!! -> Answers Database XC5200 XC5200 XC5200 XC5200: LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 Record #1454 Product Family: Software www.datasheetarchive.com/files/xilinx/docs/rp0000f/rp00f83.htm |
Xilinx | 06/03/2000 | 5.22 Kb | HTM | rp00f83.htm |
| Xilinx Answer #2155 : Definition of a "gate", when defining number of logic gates in a FPGA logic gates in a FPGA Record #2155 Problem Title: Definition of a "gate", when defining number of logic gates in a FPGA Problem Description is 7000-20000 logic gates, using 20-30% of the CLBs as RAM. The last two digits in the XC4000 XC4000 XC4000 XC4000 www.datasheetarchive.com/files/xilinx/docs/rp00011/rp01137.htm |
Xilinx | 29/02/2000 | 4.53 Kb | HTM | rp01137.htm |
| Xilinx Answer #1454 : XC5200 XC5200 XC5200 XC5200: LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 Answers Database XC5200 XC5200 XC5200 XC5200: LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 : LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 Problem Description: Keywords: LCA2 write out 5-input logic gates for an XC5200 XC5200 XC5200 XC5200 design. The maximum number of inputs should be 4. The www.datasheetarchive.com/files/xilinx/docs/wcd00005/wcd005dc-v1.htm |
Xilinx | 16/02/1999 | 4.53 Kb | HTM | wcd005dc-v1.htm |
| Xilinx Answer #1454 : XC5200 XC5200 XC5200 XC5200: LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 Answers Database XC5200 XC5200 XC5200 XC5200: LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 : LCA2XNF v5.2.1 writes out 5-input logic gates for XC5200 XC5200 XC5200 XC5200 Problem Description: Keywords: LCA2 write out 5-input logic gates for an XC5200 XC5200 XC5200 XC5200 design. The maximum number of inputs should be 4. The www.datasheetarchive.com/files/xilinx/docs/wcd00005/wcd00569.htm |
Xilinx | 17/07/1998 | 4.26 Kb | HTM | wcd00569.htm |
| Logic Gate Optocoupler, Totem Pole Output, 5MBit/s, Vcc 4.5-15V Logic Gate Optocoupler, Totem Pole Output, 5MBit/s, Vcc 4.5-15V Logic Gate Optocoupler, Open Collector Output, 5MBit/s, Vcc 4.5-15V Logic Gate Optocoupler, Totem Pole Output, 5MBit/s, Vcc 4.5-15V Logic Gate Optocoupler, Totem Pole Output, 5MBit/s, Vcc 4.5-15V www.datasheetarchive.com/files/infineon/wwwinf~1.com/produc~1/pro~1691.htm |
Infineon | 26/10/2000 | 30.59 Kb | HTM | pro~1691.htm |
| N "Logic Gate" ";boolean;" 3 -I0 :I -I1 :I -O :O ; AND3 N "Logic Gate" ";boolean;" 4 -I0 :I -I1 :I -I2 :I -O :O ; AND4 N "Logic Gate" ";boolean;" 5 -I0 :I -I1 :I -I2 :I -I3 :I -O :O ; AND5 N "Logic Gate" ";boolean;" 6 -I0 :I -I1 :I -I2 :I -I3 :I -I4 :I -O :O ; OR2 N "Logic Gate" ";boolean;" 3 -I0 :I -I1 :I -O :O ; OR3 N "Logic Gate" ";boolean;" 4 -I0 :I -I1 :I -I2 :I -O :O ; OR4 N "Logic Gate" ";boolean;" 5 -I0 :I -I1 :I -I2 :I -I3 :I -O :O ; OR5 N "Logic Gate" ";boolean;" 6 -I0 :I -I1 :I -I2 :I -I3 www.datasheetarchive.com/download/70089650-986475ZC/wcd022ff.zip (primlib.prm) |
Xilinx | 13/07/1998 | 1903.63 Kb | ZIP | wcd022ff.zip |
| N "Logic Gate" ";boolean;" 3 -I0 :I -I1 :I -O :O ; AND3 N "Logic Gate" ";boolean;" 4 -I0 :I -I1 :I -I2 :I -O :O ; AND4 N "Logic Gate" ";boolean;" 5 -I0 :I -I1 :I -I2 :I -I3 :I -O :O ; AND5 N "Logic Gate" ";boolean;" 6 -I0 :I -I1 :I -I2 :I -I3 :I -I4 :I -O :O ; OR2 N "Logic Gate" ";boolean;" 3 -I0 :I -I1 :I -O :O ; OR3 N "Logic Gate" ";boolean;" 4 -I0 :I -I1 :I -I2 :I -O :O ; OR4 N "Logic Gate" ";boolean;" 5 -I0 :I -I1 :I -I2 :I -I3 :I -O :O ; OR5 N "Logic Gate" ";boolean;" 6 -I0 :I -I1 :I -I2 :I -I3 www.datasheetarchive.com/download/83416831-986477ZC/wcd02301.z |
Xilinx | 13/07/1998 | 2879.94 Kb | Z | wcd02301.z |
| N "Logic Gate" ";boolean;" 3 -I0 :I -I1 :I -O :O ; AND3 N "Logic Gate" ";boolean;" 4 -I0 :I -I1 :I -I2 :I -O :O ; AND4 N "Logic Gate" ";boolean;" 5 -I0 :I -I1 :I -I2 :I -I3 :I -O :O ; AND5 N "Logic Gate" ";boolean;" 6 -I0 :I -I1 :I -I2 :I -I3 :I -I4 :I -O :O ; OR2 N "Logic Gate" ";boolean;" 3 -I0 :I -I1 :I -O :O ; OR3 N "Logic Gate" ";boolean;" 4 -I0 :I -I1 :I -I2 :I -O :O ; OR4 N "Logic Gate" ";boolean;" 5 -I0 :I -I1 :I -I2 :I -I3 :I -O :O ; OR5 N "Logic Gate" ";boolean;" 6 -I0 :I -I1 :I -I2 :I -I3 www.datasheetarchive.com/download/29960019-986478ZC/wcd02302.z |
Xilinx | 13/07/1998 | 3033.65 Kb | Z | wcd02302.z |