The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
SN74136N3 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT XOR GATE, PDIP14
SN74136N-10 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT XOR GATE, PDIP14
SN74136N-00 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT XOR GATE, PDIP14
SN5486W-10 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT XOR GATE, CDFP14
SN5486J-00 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT XOR GATE, CDIP14
SN74136J-00 Texas Instruments TTL/H/L SERIES, QUAD 2-INPUT XOR GATE, CDIP14

xor ttl Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2007 - MASW-000822

Abstract: MASW-000822-12770T SN54ACT86 SNJ54ACT86FK xor ttl ZXMN2AM832
Text: ZXMN2AM832 Unused TTL Gates TI Quad, 2 Input TTL XOR Gate P/N SNJ54ACT86FK Notes: 1. 2. 3. 4. 5 , be operated with +5V with a small reduction in RF Isolation. Un-used Texas Instruments SN54ACT86 XOR TTL Inputs are grounded. D.C. Bias to RF Truth Table RF State TTL & D.C. Bias Conditions Voltage at Common Anode Low Loss Tx-Ant & Isolation Tx-Rx TTL = 1 + 5V @ 22 mA ( Tx ), + 12V @ 0 mA ( Rx ) + 0.9 V Low Loss Ant-Rx & Isolation Rx-Tx TTL = 0 + 5V @ 22 mA ( Rx ), + 12V @ 0


Original
PDF MASW-000822-12770T MASW-000822 SN54ACT86 SNJ54ACT86FK xor ttl ZXMN2AM832
2007 - Not Available

Abstract: No abstract text available
Text: operated with +5V with a small reduction in RF Isolation. Un-used Texas Instruments SN54ACT86 XOR TTL , Ant-Rx & Isolation Rx-Tx TTL & D.C. Bias Conditions TTL = 1 + 5V @ 22 mA ( Tx ), + 12V @ 0 mA ( Rx ) TTL = 0 + 5V @ 22 mA ( Rx ), + 12V @ 0 mA ( Tx ) Voltage at Common Anode + 0.9 V + 0.9 V 6


Original
PDF MASW-000822-12770T PIN14 PIN10 MASW-000822-12770T
74F2960

Abstract: bit slice processors C3263 MC68000 f2960 AM2960 "hamming code"
Text: either an XOR or XNOR of the 32 data bits noted by an "X" in the table. FAST AND LS TTL DATA 4-242 This , LS TTL DATA 4-229 This Material Copyrighted By Its Respective Manufacturer MC74F2960/Am2960 â , LS TTL DATA 4-230 This Material Copyrighted By Its Respective Manufacturer MC74F2960/Am2960 â , 32 ERROR 470 n 3 kil 33 MULT ERROR 470 n 3 kil FAST AND LS TTL DATA 4-231 This Material , . All outputs have maximum DC load. FAST AND LS TTL DATA 4-232 This Material Copyrighted By Its


OCR Scan
PDF MC74F2960 Am2960 MC74F2960A 16-bit 74F2960 bit slice processors C3263 MC68000 f2960 "hamming code"
1996 - ws-011

Abstract: 256K DPRAM PRW 200 mec oscillator mec 31 MATRA MHS SPARC 7 TSC692 ERC32 TSC691E
Text: checkbit, DPARIO = parity bit) CB0 = D31 xor D30 xor D29 xor D28 xor D24 xor D21 xor D20 xor D19 xor D15 xor D11 xor D10 xor D09 xor D08 xor D05 xor D04 xor D01 CB1 = D30 xor D28 xor D25 xor D24 xor D20 xor D17 xor D16 xor D15 xor D13 xor D12 xor D09 xor D08 xor D07 xor D06 xor D04 xor D03 CB2 = not (D31 xor D26 xor D22 xor D19 xor D18 xor D16 xor D15 xor D14 xor D10 xor D08 xor D06 xor D05 xor D04 xor D03 xor D02 xor D01) CB3 = D31 xor D30 xor D27 xor D23 xor D22 xor D19 xor D15


Original
PDF TSC693E 32-bit ERC32) ws-011 256K DPRAM PRW 200 mec oscillator mec 31 MATRA MHS SPARC 7 TSC692 ERC32 TSC691E
1997 - mec oscillator

Abstract: erc32 trap ERC32 2M x 16 DPRAM TSC691E TSC692E TSC693E
Text: Control register. (CB = checkbit, DPARIO = parity bit) CB0 = D31 xor D30 xor D29 xor D28


Original
PDF TSC693E 32-bit ERC32) mec oscillator erc32 trap ERC32 2M x 16 DPRAM TSC691E TSC692E TSC693E
74F2960

Abstract: No abstract text available
Text: lastic) 20 19 42 FAST AND LS TTL DATA 4-153 MC74F2960/Am2960 · MC74F2960A FIG U R E 1 - , U C mA mA 0 'O H 'O L 8. 0 FAST AND LS TTL DATA MC74F2960/Am2960 · MC74F2960A , LS TTL DATA MC74F2960/Am2960 · MC74F2960A TABLE S. A C C HA RACTE RIS TICS { M A X IM U M LIM , ll o u tp u ts h a v e m a x im u m D C lo a d . FAST AND LS TTL DATA MC74F2960/Am2960 · , CORRECT FAST AND LS TTL DATA 4-157 MC74F2960/Am2960 · MC74F2960A PIN DEFINITIO NS DATAo -1 5


OCR Scan
PDF MC74F2960/ Am2960 MC74F2960A MC74F2960 MC74F2960A 74F2960
IEEE896

Abstract: AN51-4 AN-514 CA-198
Text: TTL 3 5 20 BTL TTL 13ns 9ns TTLECL BTL AS FAST BTL TTL TTL BTL IEEE896.1 BTL " " Fig.1 2 TTL 60 100 20 3V TTL 300mA TTL DC 1 20 TTL 35ns 1 1 50 1 TTL 20 10ns 5ns 7ns


Original
PDF IEEE896 300mA Buscon/87 CA1987. IEEEP896 AN-514 2-17-16TEL. AN51-4 AN-514 CA-198
1998 - schematic of TTL XOR Gates

Abstract: TTL XOR Gates ttl 2-bit half adder cmos XOR Gates schematic XOR Gates xnor ttl ALU of 4 bit adder and subtractor "XOR Gates" XNOR GATE cmos gate nand nor xor
Text: XNOR/ XOR gates D Flip-Flops T Flip-Flops Multiplexed Flip-Flops JK Flip-Flops Latches ­ with set , NAND/AND gates NOR/OR gates AOI/OAI gates XNOR/ XOR gates D Flip-Flops T Flip-Flops Multiplexed , /noninverting with Schmitt trigger ­ Inverting/noninverting with TTL level Output pads ­ 2mA, 4mA, 8mA, 12mA driving capability ­ 3-state output, with pull-up/pull-down resistor ­ CMOS Level, TTL level ­ with , pull-up/pull-down resistor ­ CMOS level, TTL level · ­ with limited slew rate control Power pads


Original
PDF
1997 - XOR-2048

Abstract: ac021 AC1-2125 GAL16LV8ZD-25QJ GAL16V8 GAL16LV8ZD-15QJ ac12120 16LV8Z 16LV8 AC1-2122
Text: Interfaces with Standard 5V TTL Devices - 50µA Typical Standby Current (100µA Max.) - 45mA Typical Active , I/O/Q 8 OLMC I/O/Q I 2 · HIGH PERFORMANCE E CMOS TECHNOLOGY - TTL Compatible , mode configuration for all macrocells. The XOR bit of Compiler Support for OLMC Software compilers , implemented as subsets of the I/O function. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1


Original
PDF GAL16LV8ZD XOR-2048 ac021 AC1-2125 GAL16LV8ZD-25QJ GAL16V8 GAL16LV8ZD-15QJ ac12120 16LV8Z 16LV8 AC1-2122
1997 - nec 2561

Abstract: NEC 2703 GAL programmer schematic 2565 nec nec 2565 NEC 2562 GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8 GAL20LV8ZD
Text: Interfaces with Standard 5V TTL Devices - 50µA Typical Standby Current (100µA Max.) - 45mA Typical Active , PERFORMANCE E2CMOS TECHNOLOGY - TTL Compatible Balanced 8 mA Output Drive - 15 ns Maximum Propagation , , control the mode configuration for all macrocells. The XOR bit of Compiler Support for OLMC Software , implemented as subsets of the I/O function. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1


Original
PDF GAL20LV8ZD nec 2561 NEC 2703 GAL programmer schematic 2565 nec nec 2565 NEC 2562 GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8 GAL20LV8ZD
1997 - 16R8

Abstract: GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
Text: Compatible 3.3V Interface Standard - Interfaces with Standard 5V TTL Devices - 50µA Typical Standby , PERFORMANCE E CMOS TECHNOLOGY - TTL Compatible Balanced 8 mA Output Drive - 15 ns Maximum Propagation , transparent to the user. XOR bit of each macrocell controls the polarity of the output in any of the three , . CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1=0 defines this output configuration. -


Original
PDF GAL16LV8ZD 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
1996 - 16R8

Abstract: GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
Text: Compatible 3.3V Interface Standard - Interfaces with Standard 5V TTL Devices - 50µA Typical Standby , PERFORMANCE E CMOS TECHNOLOGY - TTL Compatible Balanced 8 mA Output Drive - 15 ns Maximum Propagation , software/hardware and is completely transparent to the user. XOR bit of each macrocell controls the , Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active , =0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1=1 defines


Original
PDF GAL16LV8ZD 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
1997 - GAL20LV8ZD

Abstract: GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
Text: JEDEC Compatible 3.3V Interface Standard - Interfaces with Standard 5V TTL Devices - 50µA Typical , I/O/Q 8 I/O/Q I · HIGH PERFORMANCE E2CMOS TECHNOLOGY - TTL Compatible Balanced 8 mA , and is completely transparent to the user. XOR bit of each macrocell controls the polarity of the , of the I/O function. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1=0 defines


Original
PDF GAL20LV8ZD GAL20LV8ZD GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
1997 - GAL16V8

Abstract: GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
Text: HIGH DRIVE E2CMOS® GAL® DEVICE - TTL Compatible 64 mA Output Drive - 15 ns Maximum Propagation , macrocells. The XOR bit of Compiler Support for OLMC Software compilers support the three different , the following page. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1=0 defines this , OE Combinatorial Configuration for Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low


Original
PDF GAL16VP8 GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
1997 - GAL20LV8ZD

Abstract: GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
Text: Interfaces with Standard 5V TTL Devices - 50µA Typical Standby Current (100µA Max.) - 45mA Typical Active , PERFORMANCE E2CMOS TECHNOLOGY - TTL Compatible Balanced 8 mA Output Drive - 15 ns Maximum Propagation , is accomplished by development software/hardware and is completely transparent to the user. XOR , Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR , Combinatorial Configuration for Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR


Original
PDF GAL20LV8ZD GAL20LV8ZD GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
1997 - GAL20VP8B-15LJ

Abstract: GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP GAL20V8 GAL20VP8 GAL20V
Text: HIGH DRIVE E2CMOS® GAL® DEVICE - TTL Compatible 64 mA Output Drive - 15 ns Maximum Propagation , AC0, control the mode configuration for all macrocells. The XOR bit of Compiler Support for OLMC , Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR , Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output , configuration. XOR Note: The development software configures all of the architecture control bits and


Original
PDF GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP GAL20V8 GAL20VP8 GAL20V
1997 - 16l8 JEDEC fuse

Abstract: 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8 XOR-2055 ac1212
Text: Interfaces with Standard 5V TTL Devices - 50µA Typical Standby Current (100µA Max.) - 45mA Typical Active , I/O/Q 8 OLMC I/O/Q I 2 · HIGH PERFORMANCE E CMOS TECHNOLOGY - TTL Compatible , mode configuration for all macrocells. The XOR bit of Compiler Support for OLMC Software compilers , implemented as subsets of the I/O function. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1


Original
PDF GAL16LV8ZD 16l8 JEDEC fuse 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8 XOR-2055 ac1212
1997 - NEC 2561

Abstract: NEC 2562 NEC 2703 2565 nec GAL20LV8ZD-25QJ GAL20V8 GAL20LV8ZD GAL20LV8ZD-15QJ
Text: JEDEC Compatible 3.3V Interface Standard - Interfaces with Standard 5V TTL Devices - 50µA Typical , 8 OLMC I/O/Q 8 I/O/Q I · HIGH PERFORMANCE E2CMOS TECHNOLOGY - TTL Compatible , , control the mode configuration for all macrocells. The XOR bit of Compiler Support for OLMC Software , Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR , Combinatorial Configuration for Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR


Original
PDF GAL20LV8ZD NEC 2561 NEC 2562 NEC 2703 2565 nec GAL20LV8ZD-25QJ GAL20V8 GAL20LV8ZD GAL20LV8ZD-15QJ
1997 - E 2056 DATASHEET

Abstract: GAL16v8 programmer schematic GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
Text: HIGH DRIVE E2CMOS® GAL® DEVICE - TTL Compatible 64 mA Output Drive - 15 ns Maximum Propagation , macrocells. The XOR bit of Compiler Support for OLMC Software compilers support the three different , the following page. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1=0 defines this , OE Combinatorial Configuration for Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low


Original
PDF GAL16VP8 E 2056 DATASHEET GAL16v8 programmer schematic GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
1997 - GAL20V8

Abstract: GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP simple diagram for electronic clock cmos XOR schmitt trigger
Text: HIGH DRIVE E2CMOS® GAL® DEVICE - TTL Compatible 64 mA Output Drive - 15 ns Maximum Propagation , AC0, control the mode configuration for all macrocells. The XOR bit of Compiler Support for OLMC , Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR , Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output , configuration. XOR Note: The development software configures all of the architecture control bits and


Original
PDF GAL20VP8 GAL20V8 GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP simple diagram for electronic clock cmos XOR schmitt trigger
1997 - GAL16V8

Abstract: GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP AC021 isppld
Text: HIGH DRIVE E2CMOS® GAL® DEVICE - TTL Compatible 64 mA Output Drive - 15 ns Maximum Propagation , macrocells. The XOR bit of Compiler Support for OLMC Software compilers support the three different , the following page. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1=0 defines this , OE Combinatorial Configuration for Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low


Original
PDF GAL16VP8 GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP AC021 isppld
1997 - GAL20XV10B-10LP

Abstract: 20L10 20XV10 GAL20XV10 GAL20XV10B-10LJ PAL12L10
Text: Propagation Delay - Fmax = 100 MHz - 7 ns Maximum from Clock Input to Data Output - TTL Compatible 16 mA , - XOR Gate Capability on all Outputs - Full Function and Parametric Compatibility with PAL12L10 , XOR bit controls the polarity of the output. The register is clocked by the low-to-high transition , Feedback Mode Feedback Mode XOR COMBINATORIAL CONFIGURATION The Macrocell is set to the Exclusive-OR , common to all XOR macrocells. In Feedback mode, the state of the I/O pin is available to the AND array


Original
PDF GAL20XV10 GAL20XV10B-10LP 20L10 20XV10 GAL20XV10 GAL20XV10B-10LJ PAL12L10
1997 - GAL16V8

Abstract: GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
Text: BLOCK DIAGRAM FEATURES ® ® · HIGH DRIVE E CMOS GAL DEVICE - TTL Compatible 64 mA Output , mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the , following page. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1=0 defines this output , Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output


Original
PDF GAL16VP8 GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
1997 - 2712 24PIN

Abstract: GAL20V8 GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP
Text: HIGH DRIVE E2CMOS® GAL® DEVICE - TTL Compatible 64 mA Output Drive - 15 ns Maximum Propagation , AC0, control the mode configuration for all macrocells. The XOR bit of Compiler Support for OLMC , Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR , Registered Mode - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output , configuration. XOR Note: The development software configures all of the architecture control bits and


Original
PDF GAL20VP8 2712 24PIN GAL20V8 GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP
1996 - GAL20LV8ZD

Abstract: GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
Text: JEDEC Compatible 3.3V Interface Standard - Interfaces with Standard 5V TTL Devices - 50µA Typical , OLMC I/O/Q 8 I/O/Q I · HIGH PERFORMANCE E2CMOS TECHNOLOGY - TTL Compatible Balanced 8 , and is completely transparent to the user. XOR bit of each macrocell controls the polarity of the , of the I/O function. CLK Registered Configuration for Registered Mode D XOR - SYN=0. - AC0=1. - XOR =0 defines Active Low Output. - XOR =1 defines Active High Output. - AC1=0 defines


Original
PDF GAL20LV8ZD GAL20LV8ZD GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
Supplyframe Tracking Pixel