The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC6993CS6-3#TRMPBF Linear Technology LTC6993 - TimerBlox: Monostable Pulse Generator (One Shot); Package: SOT; Pins: 6; Temperature Range: 0°C to 70°C
LTC6993HS6-4#TRMPBF Linear Technology LTC6993 - TimerBlox: Monostable Pulse Generator (One Shot); Package: SOT; Pins: 6; Temperature Range: -40°C to 125°C
LTC6993CDCB-4#TRPBF Linear Technology LTC6993 - TimerBlox: Monostable Pulse Generator (One Shot); Package: DFN; Pins: 6; Temperature Range: 0°C to 70°C
LTC6993IDCB-2#TRMPBF Linear Technology LTC6993 - TimerBlox: Monostable Pulse Generator (One Shot); Package: DFN; Pins: 6; Temperature Range: -40°C to 85°C
LTC6993CS6-4#PBF Linear Technology LTC6993 - TimerBlox: Monostable Pulse Generator (One Shot); Package: SOT; Pins: 6; Temperature Range: 0°C to 70°C
LTC6993IDCB-2#PBF Linear Technology LTC6993 - TimerBlox: Monostable Pulse Generator (One Shot); Package: DFN; Pins: 6; Temperature Range: -40°C to 85°C

verilog code to generate sine wave Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2006 - verilog code to generate sine wave

Abstract:
Text: sine wave if the core is configured to generate a real or complex sinusoid. It carries a cosine , digitally generates a complex or real-valued sine wave . Due to the digital nature of the DDS functionality , . CORDIC-generated sine wave samples are approximations of a precise sine wave . In order to store the LUT precise sine wave values, the approximations sin' and cos' need to be truncated to discard bits that are not , wave if the core is configured to generate a complex sinusoid. If configured differently, the signal


Original
PDF
2000 - vhdl code for cordic cosine and sine

Abstract:
Text: generate a carrier or to modulate a signal onto a carrier. The Altera® digital signal processing (DSP , frequency and resolution of the output sine wave . In the ROM version, the phase accumulator output , both ROM and CORDIC architectures. ROM Architecture The ROM containing the sine /cosine wave can be , stores the sine or cosine values and outputs every clock cycle, operating at clock rates of 70 to 160 , s Family: APEXTM 20K, ACEXTM, FLEX® 10, FLEX 8000, and FLEX 6000 s s s s Ordering Code


Original
PDF
1997 - verilog code for carry look ahead adder

Abstract:
Text: to generate the output carrier wave , and a digital to analog converter (DAC) used to take the , table that in instantiated in this module. The ROM table is reduced to a ¼ of the symmetrical sine wave form and the MSB of the sine wave form is equivalent to the modulated phase input. This module performs the calculations to reconstruct a complete period of the sine wave form from the ¼ representation , register. To construct the negative amplitude values of the sine wave form, the MSB of the modulate phase


Original
PDF QAN19 verilog code for carry look ahead adder verilog code to generate sine wave verilog code for carry look ahead adder 32 verilog code for 8 bit carry look ahead adder verilog code of carry look ahead adder 8 bit carry look ahead verilog codes verilog code for 2D linear convolution verilog code of sine rom QAN19 carry look ahead adder
1997 - verilog code for carry look ahead adder

Abstract:
Text: to generate the output carrier wave , and a digital to analog converter (DAC) used to take the , table that in instantiated in this module. The ROM table is reduced to a ¼ of the symmetrical sine wave form and the MSB of the sine wave form is equivalent to the modulated phase input. This module performs the calculations to reconstruct a complete period of the sine wave form from the ¼ representation , register. To construct the negative amplitude values of the sine wave form, the MSB of the modulate phase


Original
PDF QAN19 verilog code for carry look ahead adder verilog code for 8 bit carry look ahead adder verilog code to generate sine wave 8 bit carry look ahead verilog codes QAN19 carry look ahead adder verilog code for discrete linear convolution verilog code for 2D linear convolution verilog code of sine rom QAM phase angle control magnitude
2007 - PR68A

Abstract:
Text: input sine wave , the analog input signal frequency can be reduced to 1/20th of the sample frequency , wave of fixed magnitude for each run. The input sine wave is not synchronized to the sample clock, so the sample window can be at any location along the sine wave . Hence, the sample sine wave will appear , supported as shown in the TI data sheet. The recommended analog input signal is 1V amplitude sine wave at 1 , amplitude of the sine wave . Using this frequency ratio will give 10 samples per period of the sine wave so


Original
PDF ADS644X ADS642X ADS6245EVM) ADS6000 b0110 b0000 b0000000000 PR68A QSH-060-01-F-D-A verilog code to generate sine wave PR69A verilog code for sine wave using FPGA 12-bit ADC interface vhdl code for FPGA vhdl code to generate sine wave PR63A sine wave output for fpga using verilog code
2002 - fsk by simulink matlab

Abstract:
Text: evaluation. The OpenCore Plus hardware evaluation feature allows you to generate time-limited programming , before you can generate programming files or EDIF, VHDL, or Verilog HDL gate-level netlist files for , deciding to purchase a license. However, you must purchase a license before you can generate programming , for the wizard to output. You can choose Verilog HDL, VHDL, and MATLAB models and testbenches, as , Click Next to view a summary of the files the wizard will generate . Click Finish when you are done


Original
PDF
2010 - 0x40020000

Abstract:
Text: equation is used to generate the sine wave samples. YSineSample(x) = Offset + Amplitude * sin (2* pi* x/ns , second and 100 samples per cycle respectively. To have a high quality Sine wave pattern, it is , sine wave sample values. Continuously writing to the DAC0_BYTE0 register with the sine_LUT samples , application note describes how to generate analog waveform (Constant signal, Positive ramp, Negative ramp, Sine wave , and Square Wave ) using SmartFusion ACE DAC on SmartFusion Evaluation kit and SmartFusion


Original
PDF AC350 0x40020000 AC350 R501
2000 - FSK modulate by matlab book

Abstract:
Text: frequency of the output sine wave is derived from both the phase increment input to the accumulator and the , , digital phase locked loops (PLLs), and symbol recovery circuits. NCOs can be used to generate a carrier , table with interpolation to generate a precision sinosoid using limited-size onchip SRAM. ASSPs , generated Verilog HDL models, bit-accurate to MATLAB files Reference designs provided for a digital , sinusoid. For a given precision, the ROM containing the sine /cosine wave can be large or small. The ROM


Original
PDF -UG-NCOCOMPILER-01 FSK modulate by matlab book adpll.mdl quadrature amplitude modulation a simulink model simulink 16QAM QAM verilog 16 QAM modulation matlab vhdl program for cordic cosine and sine CORDIC QAM modulation pulse amplitude modulation using 555 FSK matlab
2011 - VERILOG Digitally Controlled Oscillator

Abstract:
Text: function, refer to Chapter 3, Parameter Settings. 4. Click Step 2: Generate in IP Toolbench to generate , NCO page (Figure 2­4). Figure 2­4. Set Up Simulation 3. Turn on Generate Simulation Model to , this feature, turn on Generate netlist. Generate the MegaCore Function To generate your MegaCore function variation, perform the following steps: 1. Click Step 3: Generate in IP Toolbench to generate your , synthesis. It will be added to your Quartus II project. ModelSim TCL Script that runs the VHDL or Verilog


Original
PDF
2009 - verilog code for cordic algorithm

Abstract:
Text: parameters for the NCO MegaCore function, refer to Chapter 3, Parameter Settings. 4. Click Step 2: Generate in IP Toolbench to generate your NCO MegaCore function variation. For information about the , Simulation NCO page (Figure 2­4). Figure 2­4. Set Up Simulation 3. Turn on Generate Simulation Model to , tool supports this feature, turn on Generate netlist. Generate the MegaCore Function To generate , Toolbench to generate your MegaCore function variation and supporting files. The generation phase may take


Original
PDF
2010 - verilog code for CORDIC to generate sine wave

Abstract:
Text: NCO MegaCore function, refer to Chapter 3, Parameter Settings. 4. Click Step 2: Generate in IP Toolbench to generate your NCO MegaCore function variation. For information about the generated files , Figure 2­4. Set Up Simulation 3. Turn on Generate Simulation Model to create an IP functional model , , turn on Generate netlist. Generate the MegaCore Function To generate your MegaCore function variation, perform the following steps: 1. Click Step 3: Generate in IP Toolbench to generate your MegaCore


Original
PDF
2010 - vsim-3043

Abstract:
Text: software to perform functional, post-synthesis, and gate-level timing simulations for either Verilog HDL , simulation, generate gate-level timing simulation netlist files. For more information, refer to the , co-simulation license from Mentor Graphics to use these models. 1 Compile these encrypted Verilog files , gate-level simulation, generate gate-level timing simulation netlist files. For more information, refer to , signals to the waveform viewer and run simulation, type the following commands: add wave * r run r


Original
PDF QII53001-10 vsim-3043 vsim 3043 ModelSim 220pack QII53001
1998 - Gate level simulation without timing

Abstract:
Text: . About Testbenches A testbench is a separate set of VHDL or Verilog code that connects up to the inputs , Design Flow Designers have traditionally simulated the source code to check for syntax and functional , netlist. The functional simulation of the source code allows designers to check the general functionality , will additionally generate a VHDL or Verilog netlist with the routing delays annotated into a Standard , simulation or to miss critical board problems during simulation. Because VHDL and Verilog were both


Original
PDF
2010 - system verilog

Abstract:
Text: format to Verilog HDL, the simulation tool to Active-HDL or Riviera-PRO for Verilog HDL, and to generate , Simulation Library Compiler is used to compile Verilog HDL and VHDL simulation libraries for all Altera , ) Perform simulation of Verilog HDL or VHDL designs with Active-HDL software at various levels to verify , typically performed to verify the syntax of the code and to check the functionality of the design. f , simulate the Verilog HDL design files. You can use the Active-HDL GUI to perform functional simulation


Original
PDF QII53023-10 system verilog 220pack Gate level simulation lpm compile STRATIX
Verification Using a Self-checking Test Bench

Abstract:
Text: automatically generate the clock wave , rather than drawing each clock triggering pulse. To generate a clock , . For timing simulations, you must first perform place-and-route and static timing analysis to generate , block and the routing delays. If you want to use third-party EDA simulation tools, you can generate a , to generate a VWF. Creating VWFs To create a VWF, perform the following steps: 1. 2. Click , offset and the duty cycle), or whether to generate the clock based on a specified clock. Figure 1­7


Original
PDF
2010 - QII53003-10

Abstract:
Text: Quartus II Help. (8) For more information, refer to Performing a Simulation of a Verilog HDL Design with , (Block Diagram Format), you must convert it to HDL format ( Verilog HDL or VHDL) to perform RTL , stratixv_pcie_hip_atoms_ncrypt.v These files contain IEEE encrypted Verilog models. 1 Vendor refers to Synopsys, Cadence , (.vo) or the VHDL Output File (.vho) is required. For the steps required to generate post-synthesis , Libraries 1­7 Generating Post-Synthesis Simulation Netlist Files To generate post-synthesis


Original
PDF
QII53001-7

Abstract:
Text: . Interfaces Verilog HDL designs to customer C code and third-party software v v v v VHDL FLI support. Interfaces VHDL designs to customer C code and third-party software v - - - , the PC, Solaris, or Linux platforms to support either Verilog HDL or VHDL hardware description , the View menu, point to Debug Windows and click Wave . 3. Drag signals to monitor from the , Simulating Verilog HDL Designs The following instructions provide step-by-step instructions to perform


Original
PDF QII53001-7 ram memory testbench vhdl code
2005 - verilog code of sine rom

Abstract:
Text: widths of 3 to 10 bits for Distributed ROM and 3 to 16 bits for Block ROM · Supports output Sine /Cosine widths of 4 to 32 bits · Supports negative Sine /Cosine outputs 2 · Symmetric Output option uses an , 2 Eq. 3 The values for the sine and cosine wave are stored in an internal ROM. Depending on , for both the Sine and Cosine output values. The valid range is 4 to 32. Theta Input Width: Specify , selection ­ either VHDL or Verilog {VHDL | VERILOG } ViewlogicLibraryAlias Pathname to Viewlogic


Original
PDF DS275 verilog code of sine rom sine wave output for fpga using verilog code vhdl code for 555 SPARTAN 6 verilog code for sine wave output using FPGA verilog code for sine wave using FPGA X9111
2000 - isplsi architecture

Abstract:
Text: Devices · To generate the VHDL and/or Verilog timing models, check the VHDL and or Verilog netlist box. · , dialog box, the user can choose to generate a VHDL netlist, a Verilog netlist and an SDF file. 6 , file. 3. Click the OK button. · For Verilog simulations: 1. Select Verilog to generate the , Verilog timing model. · Select timing model file. · Click the Compile button to compile the source code . · , used to generate an EDIF netlist file that can be imported into ispDesignEXPERT software for place and


Original
PDF 1-800-LATTICE isplsi architecture
5 to 32 decoder using 3 to 8 decoder verilog

Abstract:
Text: library. This design flow used below uses a Verilog description of the design.Synergy is used to generate , Compile the edif file to a jedec file anp produce a delay-annotated verilog model from the jedec file , a delay annotated verilog model ($1 .vo). The jedec file can be used to program a PZ3000 or PZ5000 , $.src file. At this stage, run minc.script to produce a jedec file. Sine $1 .src has been created , generate an edif file, and then Mine's PLD Designer is used to produce an jedec file This is done by


OCR Scan
PDF AN058 PZ5000 PZ3000 PZ5128/PZ3128 5 to 32 decoder using 3 to 8 decoder verilog verilog code for correlate 16HF80 decoder in verilog with waveforms and report philips designer guide pic 16 f 888
1999 - verilog code for stop watch

Abstract:
Text: For LogiBLOX generated components, Ngd2ver is used to generate a structural Verilog netlists to , ModelSim, and then use Exemplar's Leonardo Spectrum to compile the Verilog or VHDL files to an edif file , supports VHDL and Verilog . This tutorial uses the simprims library for XC9500/XL/XV designs. To compile , Tenths LogiBLOX Component Designs targeting the XC9500/XL/XV may use LogiBLOX to generate the tenths , $XILINX/ verilog /glbl.v module. However, Verilog allows a global signal to be modified as a wire in a


Original
PDF XC9500/XL/XV XC9500" verilog code for stop watch verilog code lcd vhdl code up down counter verilog code to generate square wave led watch module stopwatch vhdl vhdl code for Clock divider for FPGA 95144 electronic tutorial circuit books electronic components tutorials
1998 - xilinx vhdl code

Abstract:
Text: each of the simulation models to the local directory. If you did not generate VHDL simulation models for your logiBLOX modules, run LogiBLOX again to generate the simulation models for each module , in the following commands to set up the Wave and List windows: VSIM> list /* VSIM> wave /* This will add all the signals or nets at the top level of the design to the Wave and List windows. Take a , instances, packages, blocks, generate statements, and Verilog model instances, names blocks, tasks and


Original
PDF
1998 - xilinx vhdl code

Abstract:
Text: , generate statements, and Verilog model instances, names blocks, tasks and functions. Wave ­ Displays , of the simulation models to the local directory. If you did not generate VHDL simulation models for your logiBLOX modules, run LogiBLOX again to generate the simulation models for each module. From the , the following commands to set up the Wave and List windows: VSIM> list /* VSIM> wave /* 8 ­ Using , nets at the top level of the design to the Wave and List windows. Take a look at each of the 9


Original
PDF
2003 - verilog code to generate sine wave

Abstract:
Text: K of sine wave vectors to generate a sine wave at the output of the DAC. The memory (ROM) is read , vector file, the design includes some C code to generate new waveforms with as many vectors as the , Fujitsu DAC Sine wave generator Quartus® II software version 3.0, or higher ModelSim simulator version , its proprietary format to initialize the memory models. The source code for the mif_generator.exe is , -316-1.0 Introduction Implementing the digital interface to drive a high-speed digital-toanalogue converter (DAC) is


Original
PDF MB86064 AN-316-1 14-bit verilog code to generate sine wave open LVDS deserialization IP 0x0000011 verilog code for sine wave using FPGA C71B BF15 LVDS ip LVDS11 LVDS17
2004 - shiftreg16

Abstract:
Text: would create a test fixture for your design by adding code to generate test stimulus for your design , . Once you've declared the module and copied the boundary description to your Verilog source file, the , , you should be able to : · Use ispLEVER to create a new Schematic/ Verilog HDL project and target a , supports most features of LPM_SHIFTREG up to 64 bits. To generate an shift register module using the , register by setting to all "0s." · Under Properties, set Data Width = 16. 5. Click Generate


Original
PDF
Supplyframe Tracking Pixel