The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC1594LIS#TR Linear Technology LTC1594L - 4- and 8-Channel, 3V Micropower Sampling 12-Bit Serial I/O A/D Converters; Package: SO; Pins: 16; Temperature Range: -40°C to 85°C
LTC1594LIS#TRPBF Linear Technology LTC1594L - 4- and 8-Channel, 3V Micropower Sampling 12-Bit Serial I/O A/D Converters; Package: SO; Pins: 16; Temperature Range: -40°C to 85°C
LT3970EDDB-3.42#TRMPBF Linear Technology LT3970 Series - 40V, 350mA Step-Down Regulator with 2.5µA Quiescent Current and Integrated Diodes; Package: DFN; Pins: 10; Temperature Range: -40°C to 85°C
LT3970EMS-3.3#PBF Linear Technology LT3970 Series - 40V, 350mA Step-Down Regulator with 2.5µA Quiescent Current and Integrated Diodes; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT3970IMS#PBF Linear Technology LT3970 Series - 40V, 350mA Step-Down Regulator with 2.5µA Quiescent Current and Integrated Diodes; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT3970EDDB-5#TRPBF Linear Technology LT3970 Series - 40V, 350mA Step-Down Regulator with 2.5µA Quiescent Current and Integrated Diodes; Package: DFN; Pins: 10; Temperature Range: -40°C to 85°C

sn74 series TTL logic gates list Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2002 - sn74124

Abstract: truth table of 4017 ls7055 sn 16861 "Binary Multipliers" 4017-DECADE COUNTER SN74XX cmos4060 7404 2g07 4017 johnson
Text: Digital Logic Pocket Data Book 2003 SLL Digital Logic Pocket Data Book IMPORTANT , Instruments Incorporated Little Logic Supply Voltage VCC (V) Operating Free-air Temperature Ta () SN74AUC1G/2G/3G 0.82.7 ­4085 SN74LVC1G/2G/3G Series 1.655.5 ­4085 SN74AHC1G 2.05.5 , 2.33.6 ­4085 SN74AVC 1.43.6 ­4085 Series SN74LS SN74S SN74xx(STD) UNLESS OTHERWISE , does not necessarily include testing of all parameters. See www.ti.com/sc/ logic for the most current


Original
PDF A070802 SCYD013 sn74124 truth table of 4017 ls7055 sn 16861 "Binary Multipliers" 4017-DECADE COUNTER SN74XX cmos4060 7404 2g07 4017 johnson
2002 - LT 543 7-segment display datasheet

Abstract: sn74124 4046 application note pll truth table of 4017 application note pll 4046 LT 542 seven segment display data sheet sn 74 als 324 12a h3 sc sf logic diagram of 4bit binary ripple up counter PLL CD 4046
Text: Digital Logic Pocket Data Book Pocket Data Book Digital Logic 2003 Printed in Japan 0103 SCYD013 2003 SLL Digital Logic Pocket Data Book -2 1 2003.1.14, 4:12 PM , Instruments Incorporated -2 2 2003.1.14, 4:12 PM Little Logic Supply Voltage VCC (V , ­4085 SN74AHCT1G 4.55.5 ­4085 Series GATE/OCTAL/WidebusTM/Widebus+ Supply Voltage VCC (V , SN74ALVC 1.653.6 ­4085 SN74ALVT 2.33.6 ­4085 SN74AVC 1.43.6 ­4085 Series


Original
PDF SCYD013 A070802 LT 543 7-segment display datasheet sn74124 4046 application note pll truth table of 4017 application note pll 4046 LT 542 seven segment display data sheet sn 74 als 324 12a h3 sc sf logic diagram of 4bit binary ripple up counter PLL CD 4046
2013 - Not Available

Abstract: No abstract text available
Text: 5 V tolerant inputs TTL input option Series damping resistor options 5 V tolerant inputs , interface functions Level translator functions Gates , Configurable and combination logic Level , 20 SN74 16-bit bus interface device Series damping resistor 2 Optional source , complete list of NXP logic surface mount package AHCT Package ON NXP N, C D DT DFT DTT US QZ , General-purpose logic solutions Commitment and innovation Commitment and Innovation Over the


Original
PDF onT14
sn74124

Abstract: logic diagram of 4bit binary ripple up counter SCYD013B LT 543 7-segment display datasheet sn 16862 4017-DECADE COUNTER 4511 logic diagram sn 16861 7404 hex inverter 741 1BX
Text: Little Logic Series Supply Voltage VCC (V) Operating Free-air Temperature Ta () SN74AUP1G , current data sheets. INDEX Page TTL CMOS SN74 BiCMOS Page TTL CMOS SN74 BiCMOS , Function Device Page Device TTL CMOS SN74 BiCMOS Page TTL CMOS SN74 BiCMOS , -BIT SYNCHRONOUS BINARY COUNTERS 318 Function Device Page Device TTL CMOS SN74 BiCMOS Page TTL CMOS SN74 BiCMOS Function 163 4-BIT SYNCHRONOUS BINARY COUNTERS 320 294


Original
PDF SCYD013B sn74124 logic diagram of 4bit binary ripple up counter SCYD013B LT 543 7-segment display datasheet sn 16862 4017-DECADE COUNTER 4511 logic diagram sn 16861 7404 hex inverter 741 1BX
SN74105

Abstract: SN74104 SN54105
Text: noise margins and are compatible for use with most TTL families. Full fan-out to 10 normalized Series 54 , 1983 Buffered Clock Input Direct Preset and Clear * Common JK Gate Input logic FUNCTION TABLE INPUT , preset and clear, gated J and K inputs, and a common JK input. The clock buffer offers typical TTL high , may be used to perform a wide variety of control functions without the need for external gates , and , . Due to the internal clock buffer, the JK input gates accept data when the clock line is low, and


OCR Scan
PDF SN54104, SN54105, SN74104, SN74105 SN54104/SN741Q4J SN54105/SN74105J SN54104 SN74104 SN54105 SN74105 SN74104 SN54105
1997 - sn74 series TTL logic gates list

Abstract: 74AC-series SN74LS00 SN74LS SN74AS645 SN7407 SN74 74AC16240 SN74S40 SN74hct00
Text: . . . . . . . . . . . . . . . . . . 1 2 Device Output From SN74 Family (Standard TTL ) . . . . , the SN74LS (low-power Schottky TTL ) logic family. However, the following comments apply to all other , , without exception, to all TTL devices. Figure 2 shows the output stage of circuits from the SN74 (standard TTL ) series . Parasitic collector-substrate diode D2 and diode D3 are in a blocking position , Q2 D1 Output D2 Q1 D3 GND Figure 2. Device Output From SN74 Family (Standard TTL ) Other


Original
PDF SDYA009C sn74 series TTL logic gates list 74AC-series SN74LS00 SN74LS SN74AS645 SN7407 SN74 74AC16240 SN74S40 SN74hct00
SN74105

Abstract: SN74104 sn7410s
Text: noise margins and are compatible for use with most TTL families. Full fan-out to 10 normalized Series 54 , SN74104 . J OR N PACKAGE logic FUNCTION TABLE INPUT AT tn OUTPUT AT tn+1 JK Jt K+ Q Q Lt X X Qn , preset and clear, gated J arid K inputs, and a common JK input. The clock buffer offers typical TTL high , may be used to perform a wide variety of control functions without the need for external gates , and , . Due to the internal clock buffer, the JK input gates accept data when the clock line is low, and


OCR Scan
PDF SN54104, SN54105, SN74104, SN74105 SN54104 SN74104 SN54105 SN7410S SN54104/SN74104J SN54105/SN74105J SN74105 SN74104 sn7410s
1996 - sn74 series TTL logic gates list

Abstract: 74AC-series SN74HC logic family SDYA009 SN74 74AC16240 SN74AS645 SN74LS SN74LS00 SN74S40
Text: circuits from the SN74 (Standard TTL ) series . Parasitic collector-substrate diode D2 and diode D3 are in a , . . . . . . . . . . . . . . . . . . . . 1 2 IC Output From SN74 Family (Standard TTL ) . . . . , used with devices in the SN74LS (Low-Power Schottky TTL ) logic family. However, the following comments , state. VCC Q2 D1 Output D2 Q1 D3 GND Figure 2. IC Output From SN74 Family (Standard TTL , . The inputs of bipolar logic circuits, including devices in the SN74ABT/BCT series that are in


Original
PDF SDYA009 sn74 series TTL logic gates list 74AC-series SN74HC logic family SDYA009 SN74 74AC16240 SN74AS645 SN74LS SN74LS00 SN74S40
930 dtl

Abstract: la 4508 ic schematic diagram sn524a sn15846n eel 19 2005 transformer J 5027-R CREATIVE 5507 sn15846 transistor kc 2026 Jacinto
Text: Industrial Temperature Range Digital Circuits Transistor-Transistor logic ( TTL ) O°C to 70°C SERIES 74 , 8mW TYPE OF lOGIC lOGIC FAMilY HIGH A-C AND D;.C NOISE MARGINS TTL Series 54 TTL Series , the full military temperature range of -55°C to 125°C. This logic series includes the basic gates , Circuits Transistor-Transistor-logic ( TTL ) -55°C to 125°C SERIES 54 SN5400 SN5410 SN5420 SN5430 , 1502 1503 1502 1502 1502 Modified Diode-Transistor logic (Modified DTl) -55°C to 125°C SERIES


Original
PDF
Not Available

Abstract: No abstract text available
Text: TTL Devices SN5427, SN54LS27, SN7427, SN74LS27 TRIPLE 3-INPUT POSITIVE-NOR GATES schematics , SN5427, SN54LS27, SN7427, SN74LS27 TRIPLE 3 INPUT POSITIVE NOR GATES DECEMBER 1983-REVISED MARCH , These devices contain three independent 3-input NOR gates . The SN5427 and SN54LS27 are characterized for , 1 20 19 \ 16 [ 3C 15 [ NC 14 [ 3 B \ n n n f m o 9 10 11 12 13 a / logic symbol t O Z o Z >- < m NC - No internal connection logic diagram 1A 1B 1C 2A2B


OCR Scan
PDF SN5427, SN54LS27, SN7427, SN74LS27 1983-REVISED SN5427 SN54LS27 SN7427 SN54LS27
Not Available

Abstract: No abstract text available
Text: logic symbols? '190, 'LS190 '191/LS191 2 CTRDIV16 — (5) D/U TTL Devices tZ (14 , UPIDOWN COUNTERS WITH DOWN/UP MODE CONTROL logic diagram (positive logic ) TTL Devices '190. , MODE CONTROL logic diagram (positive logic ) '191, 'LS191 BINARY COUNTERS TTL Devices 2-622 , , reversible u p /d o w n counters having a complexity o f 58 Qa ] 4 CTEN ] 5 equivalent gates . The '191 , ith each other when so instructed by the steering logic . This mode o f operation eliminates the o


OCR Scan
PDF SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191
1995 - SN74HC cross reference

Abstract: sn74lvc EB192E SN7407 PC equivalent TEXAS INSTRUMENTS SN7400 SERIES SN74HC logic family SN74xx245 74AC SN74S40 SN74HC
Text: from the series SN74 (Standard TTL ). Indicated are the parasitic diodes such as the , statement can be applied without exception to all TTL IC's. Figure 2: Output of ICs from the family SN74 , impedance. Other relationships result when applied to Schottky TTL circuits ( Series SN74LS, SN74S, SN74ALS , ( series SN74 and SN74S). Since no voltage greater than 5.5 V should be applied to the inputs of these , EB192E What a designer should know Table 1: Transition rise/fall rates of logic circuits Series


Original
PDF EB192E SN74HC cross reference sn74lvc EB192E SN7407 PC equivalent TEXAS INSTRUMENTS SN7400 SERIES SN74HC logic family SN74xx245 74AC SN74S40 SN74HC
SN74LS22

Abstract: LS22 SN5422 SN54LS22 SN54S22 SN7422 SN74H22 SN74LS20 SN74S22
Text: -INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS _REVISED DECEMBER 1983 Package Options Include Both Plastic , Quality and Reliability description These devices contain two independent 4-input NAND gates . The , c d h h h h l l x x x h x l x x h x x l x h x x x l h logic diagram (each gate) > sn5422 , CM O NC - No internal connection positive logic Y = A ■B ■C ■D or Y = A + B + C + D , , SN54S22 SN7422, SN74H22, SN74LS22, SN74S22 DUAL 4-INPUT POSITIVE-NAND GATES WITH OPEN-COLLECTOR OUTPUTS


OCR Scan
PDF SN5422, SN54H22, SN54LS22, SN54S22, SN7422, SN74H22, SN74LS22, SN74S22 SN74LS22 LS22 SN5422 SN54LS22 SN54S22 SN7422 SN74H22 SN74LS20
IC TTL 7409

Abstract: No abstract text available
Text: SN5409, SN54LS09, SN54S09. GATES , four independent 2-input AND gates . The open-collector outputs require pull-up resistors to perform , L X L L TTL Devices Package Options Include Plastic "Small Outline" Packages , logic diagram (positive logic ) :=D— logic symbol TThis sym bol is in accordance w ith ANSI , , SN74S09 QUADRUPLE 2 INPUT POSITIVE AND GATES WITH OPEN-COLLECTOR OUTPUTS schematics (each gate) 'LS09


OCR Scan
PDF SN5409, SN54LS09, SN54S09. 74LS09. 74S09 SN54S09 SN7409, SN74LS09, IC TTL 7409
csf TEXAS

Abstract: DJD4322 SN54ACT10 SN74 SN74ACT10 CSF165
Text: SN54ACT10, SN74ACT10 TRIPLE 3-INPUT POSITIVE-NAND GATES SCAS526 - AUGUST 1995 Inputs Are , 'ACTIO contain three independent 3-input NAND gates . The devices perform the Boolean functions Y = A«B»C orY = A + B + Uin positive logic . The SN54ACT10 is characterized for operation over the full , logic symboit SN54ACT10 . J OR W PACKAGE SN74ACT10 . D, DB, N, OR PW PACKAGE (TOP VIEW) 1A[ u 14 , [ 17[ ie[ 15[ NC 14[ 3B 1Y NC 3A logic diagram, each gate (positive logic ) 1A 1B 1C 2A 2B 2C 3A


OCR Scan
PDF SN54ACT10, SN74ACT10 SCAS526 SN54ACT10 SN74ACT10 SCAS526-AUGUST flTbl723 DJD4322 csf TEXAS DJD4322 SN74 CSF165
IC TTL 7409

Abstract: No abstract text available
Text: TYPES SN5409, SN54LS09, SN54S09, SN7409, SNT4LS09, SN74S09 QUADRUPLE 2-INPUT POSITIVE-AND GATES , These devices contain four independent 2-input AND gates . The open-collector outputs require pull-up , >- < logic diagram (each gate) := D -' positive logic Y = A - B or Y = Â + B cn ° z , -INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS schematics (each gate) 'L S 0 9 '09 S09 absolute , . 7 V Operating free-air temperature range: SN54' SN74 ' Storage temperature range


OCR Scan
PDF SN5409, SN54LS09, SN54S09, SN7409, SNT4LS09, SN74S09 IC TTL 7409
2005 - sn7545

Abstract: HFBR 2412Z 1412Z HFBR-14XXZ AV02-2656EN HFBR-24X2Z HFBR-1412Z HFBR-2412Z 2412z HFBR-0410Z HFBR24
Text: Rate Test Setup Though the transmitter driver IC's input and receiver's output is based on TTL logic , to connect waveform/pattern generator to the TXD with TTL input signal. Receiver's output signal can , 0 U3 1OEb 1A 2Y 4 GND SN74 LVC2G125 VCC 2OEb 1Y 2A 8 7 6 5 R6 Res Semi 0 BVCC RXGND 2 R5 3 Res Semi , NC NC NC NC 8 1 For product information and a complete list of distributors, please go to


Original
PDF HFBR-0410Z 820nm HFBR-1412Z HFBR-2412Z. HFBR-2412Z HFBR-1412Z/2412Z SN75451BD, sn7545 HFBR 2412Z 1412Z HFBR-14XXZ AV02-2656EN HFBR-24X2Z 2412z HFBR24
2005 - Not Available

Abstract: No abstract text available
Text: and receiver’s output is based on TTL logic (high impedance), the board can be modified to connect , connection. This basic evaluation board allows you to connect waveform/pattern generator to the TXD with TTL , 2 BGND 6 BGND R7 5 Res Semi 50 SN74 LVC2G12 5 For product information and a complete list of distributors, please go to our web site: www.avagotech.com Avago, Avago Technologies


Original
PDF HFBR-0541Z 16MBd 650nm HFBR-1506AMZ HFBR-2506AMZ. HFBR-2506AMZ
1990 - Not Available

Abstract: No abstract text available
Text: °C. § IOL = 30 mA for SN54 series parts and 40 mA for SN74 series parts. switching characteristics , shown in Section 1 of TTL Logic Data Book, 1988. POST OFFICE BOX 655303 · DALLAS, TEXAS 75265 3 , driving TTL inputs. The LS07 has a rated output voltage of 30 V and the LS17 has a rated output voltage of , . These circuits are compatible with most TTL families. Inputs are diode-clamped to minimize , SN74LS17 are characterized for operation from 0°C to 70°C. logic symbol 1A 1 2A 3 3A 5 4A 9 5A 11 6A 13


Original
PDF SN54LS07, SN74LS07, SN74LS17 SDLS021A, D3517, 300-mil SN54LS07 SN74LS17 SCAU001A,
2005 - Not Available

Abstract: No abstract text available
Text: output is based on TTL logic (high impedance), the board can be modified to connect 50ohm load , evaluation board allows you to connect waveform/pattern generator to the TXD with TTL input signal , ) and BGND (0V). For product information and a complete list of distributors, please go to our web , 2A 1Y 2OEb SN74 LVC2G12 5 GND 2Y 1A 1OEb U3 R8 Res Semi 0 5 6 7


Original
PDF HFBR-0543Z -10MBd HFBR-3810Z HFBR-3810MSZ. HFBR-3810MSZ SN75451BD,
2005 - Not Available

Abstract: No abstract text available
Text: and receiver’s output is based on TTL logic (high impedance), the board can be modified to connect , 50 SN74 LVC2G12 5 For product information and a complete list of distributors, please go to our , connection. This basic evaluation board allows you to connect waveform/pattern generator to the TXD with TTL


Original
PDF HFBR-0542Z 850nm HFBR-1712TZ HFBR-2412TZ. HFBR-2412TZ HFBR-1412Z/2412Z
54LS27

Abstract: logic diagram of ic 7427 triple 3-input nor gate
Text: SN5427, SN54LS27, SN7427, SN74LS27 TRIPLE 3-INPUT POSITIVE-NOR GATES D EC EM B ER 1 9 0 3 -R E V , and Reliability description These devices contain three independent 3-input NOR gates . The SN5427 and , No internal connection logic diagram 1A 1 B - 1C2A2B2C3A3B3C T T h is sy m b o l is in a c c o , s h o w n are for D. J, N, and W p a c k a g e s. £ > £ > p o sitiv e logic Y A f B , X 2 2 50 12 · D A L L A S T E X A S 75265 2-1 1 9 TTL D e v ic e s Y SN5427


OCR Scan
PDF SN5427, SN54LS27, SN7427, SN74LS27 SN5427 54LS27 SN7427 74LS27 logic diagram of ic 7427 triple 3-input nor gate
54LS

Abstract: SN74LS75 SN7475 SN54LS77 SN54LS75 SN5477 SN5475 LS75 74LS ls-77
Text: available in 14-pin flat packages. These circuits are completely compatible with all popular TTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Series , °C to 125 °C; Series 74, and 74LS devices are characterized for operation from 0°C to 70 °C , No internal connection logic symbols* '75. LS75 V) a> o ■> o> O —I H I- •77. LS77 I2 , -55°Cto125°C SN74 ' . 0° C to 70°C Storage temperature range


OCR Scan
PDF 1N3064 54LS SN74LS75 SN7475 SN54LS77 SN54LS75 SN5477 SN5475 LS75 74LS ls-77
ALB16245

Abstract: SN74 Texas Instruments TTL data book SN74ALB16245 16-Bit
Text:  SN74 ALB16245 3.3-V ALB 16-BIT TRANSCEIVER WITH 3-STATE OUTPUTS SCBS678-SEPTEMBER 1996 â , -bit transceiver. It allows data transmission from the on the logic level at the direction-control (DIR) input , Manufacturer SN74 ALB16245 3.3-V ALB 16-BIT TRANSCEIVER WITH 3-STATE OUTPUTS SCBS678 - SEPTEMBER 1996 logic symbolt 10E 1DIR 2ÔË 2DIR 1A1 1A2 1A3 1A4 1A5 1A6 1A7 1A8 2A1 2A2 2A3 2A4 2A5 2A6 2A7 2A8 , ANSI/IEEE Std 91 -1984 and I EC Publication 617-12. logic diagram (positive logic ) 1DIR S 1A1 47


OCR Scan
PDF ALB16245 16-BIT SCBS678-SEPTEMBER 300-mil SN74ALB16245 ALB16245 SN74 Texas Instruments TTL data book
1996 - Crystal oscillator 12 MHz

Abstract: sine wave inverter circuit diagram SN74xx ttl crystal oscillator disadvantages of astable multivibrator SN74HC logic family sn74ls628 SN74S124 spike guard circuit diagram 1 mhz crystal oscillator
Text: amplifier. Therefore two inverting TTL gates G1 and G2 are used as an amplifier twoport and the series , integrated logic circuits of the series SN74ALS, SN74AS and SN74HC. After a short introduction into , oscillators by using TTL circuit, a series resonant circuit is convenient. In this configuration the crystal , 330 AS 220 At frequencies > 5 MHz the application of circuits of the series SN74 and SN74LS is , impedance, similar to the case with TTL gates , is in the order of a few 10 . Because of this extremely high


Original
PDF EB155E warrantSN74AS1000 Crystal oscillator 12 MHz sine wave inverter circuit diagram SN74xx ttl crystal oscillator disadvantages of astable multivibrator SN74HC logic family sn74ls628 SN74S124 spike guard circuit diagram 1 mhz crystal oscillator
Supplyframe Tracking Pixel