The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
UDT020A0X3-SRZ GE Critical Power CONV DIGITAL 5.5V 20A POL SMD
JNW350R641-18 GE Critical Power JNW350R Series Power Modules; DC-DC Converter
JRCW016A0R41-18TZ GE Critical Power JRCW016A0R Orca Series; DC-DC Converter Power Module
JRCW450U64-18Z GE Critical Power JRW450U Orca Series; DC-DC Converter Power Module
JNW350R641-TZ GE Critical Power JNW350R Series Power Modules; DC-DC Converter
JRCW450R4Z GE Critical Power JRCW450R Orca Series; DC-DC Converter Power Module

serial analog digital converter scl sda Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
MAX500ACPE

Abstract: MAX500 MAX500S MAX500BEWE MAX500BCWE MAX500BCPE MAX500AEWE MAX500AEJE MAX500ACWE how to interface 8085 with 10-bit D-A converter
Text: a quad 8-bit voltage output digital to analog converter (DAC) with a cascadable serial interface , classic Serial Data ( SDA ), Serial Clock ( SCL ), and LOAD signals used in standard shift registers. The data , Its Respective Manufacturer CMOS Quad, Serial Interface, 8-Bit D/A Converter SDA LOAD i_I—I_t~L LDAC SRO ( SERIAL OUTPUT) SCL — 1_I—L J—L \_/—\ SDA . SRO ■ini k SCL • LOAD â , SOA j—I_r LOAC SRO ( SERIAL OUTPUT) SCl - SDA - SflO- j—I_I—I_I I—r tDI* <- Un "V


OCR Scan
PDF MAX500 MAX500S, 10-bit 9-12---yV\J\7L\/V\ MAX500ACPE MAX500S MAX500BEWE MAX500BCWE MAX500BCPE MAX500AEWE MAX500AEJE MAX500ACWE how to interface 8085 with 10-bit D-A converter
2003 - Not Available

Abstract: No abstract text available
Text: CH6 CH7 COM S/H Amp Comparator CDAC Serial Interface SDA SCL A0 A1 8-Channel MUX SAR 2.5V VREF , CH4 CH5 CH6 CH7 GND COM A0 A1 SCL SDA +VDD DESCRIPTION Analog Input Channel 0 Analog Input Channel 1 , Slave Receiver Mode: Serial data and clock are received through SDA and SCL . After each byte is received , 2 3 4 ADS7830 5 6 7 8 16 15 14 13 12 11 10 9 +VDD SDA SCL A1 A0 COM REFIN / REFOUT GND 10 , , SCL and SDA pulled HIGH 0.05 High-Speed Mode: SCL = 3.4MHz 1 20 CMOS +VDD · 0.7 ­0.3 Minimum 3mA Sink


Original
PDF ADS7830 SBAS302A 70kHz ADS7828 TSSOP-16 ADS7830
2003 - Not Available

Abstract: No abstract text available
Text: CH6 CH7 COM S/H Amp Comparator CDAC Serial Interface SDA SCL A0 A1 8-Channel MUX SAR 2.5V VREF , CH4 CH5 CH6 CH7 GND COM A0 A1 SCL SDA +VDD DESCRIPTION Analog Input Channel 0 Analog Input Channel 1 , Slave Receiver Mode: Serial data and clock are received through SDA and SCL . After each byte is received , 2 3 4 ADS7830 5 6 7 8 16 15 14 13 12 11 10 9 +VDD SDA SCL A1 A0 COM REFIN / REFOUT GND 10 , , SCL and SDA pulled HIGH 0.05 High-Speed Mode: SCL = 3.4MHz 1 20 CMOS +VDD · 0.7 ­0.3 Minimum 3mA Sink


Original
PDF ADS7830 SBAS302A 70kHz ADS7828 TSSOP-16 ADS7830
1997 - "Buffer Amplifiers"

Abstract: M62399 M62399P
Text: Function 3 SDA Serial data input terminal 1 R Reset signal input terminal 2 SCL , 6 Ao7 7 Ao8 16 VCC Analog power supply terminal 17 VDD Digital power supply terminal 10 GND Analog and digital common GND 8 VrefL D­A converter low level , it is possible to handle up to 64 channels. 20 CS0 SCL 2 19 CS1 SDA 3 18 CS2 , SDA R1 + + + R2 2 SCL R1 8bit upper segment R­2R R1 1 R 11 R2


Original
PDF M62399P 1997-5-28H "Buffer Amplifiers" M62399
2003 - ADS7830

Abstract: ADS7828 ADS7830I ADS7830IPWR ADS7830IPWRG4 ADS7830IPWT TSSOP-16
Text: SDA CH6 CH7 CDAC Serial Interface COM SCL A0 Comparator S/H Amp A1 2.5V , Bit 0 13 A1 Slave Address Bit 1 14 SCL Serial Clock 15 SDA Serial Data , transmitted on SDA by the ADS7830 while the serial clock is input on SCL . START and STOP conditions are , CONFIGURATION PIN DESCRIPTIONS CH0 1 16 +VDD CH1 2 15 SDA CH2 3 14 SCL , Internal Reference ON Internal Reference OFF Internal Reference ON, SCL and SDA pulled HIGH 2.5 15


Original
PDF ADS7830 SBAS302A 70kHz ADS7828 TSSOP-16 ADS7830 ADS7828 ADS7830I ADS7830IPWR ADS7830IPWRG4 ADS7830IPWT
2003 - ADS7830

Abstract: ADS7828 ADS7830I ADS7830IPWR ADS7830IPWRG4 ADS7830IPWT TSSOP-16
Text: SDA CH6 CH7 CDAC Serial Interface COM SCL A0 Comparator S/H Amp A1 2.5V , Bit 0 13 A1 Slave Address Bit 1 14 SCL Serial Clock 15 SDA Serial Data , transmitted on SDA by the ADS7830 while the serial clock is input on SCL . START and STOP conditions are , CONFIGURATION PIN DESCRIPTIONS CH0 1 16 +VDD CH1 2 15 SDA CH2 3 14 SCL , Internal Reference ON Internal Reference OFF Internal Reference ON, SCL and SDA pulled HIGH 2.5 15


Original
PDF ADS7830 SBAS302A 70kHz ADS7828 TSSOP-16 ADS7830 ADS7828 ADS7830I ADS7830IPWR ADS7830IPWRG4 ADS7830IPWT
2003 - Not Available

Abstract: No abstract text available
Text: CH6 CH7 COM S/H Amp Comparator CDAC Serial Interface SDA SCL A0 A1 8-Channel MUX SAR 2.5V VREF , CH4 CH5 CH6 CH7 GND COM A0 A1 SCL SDA +VDD DESCRIPTION Analog Input Channel 0 Analog Input Channel 1 , Slave Receiver Mode: Serial data and clock are received through SDA and SCL . After each byte is received , 2 3 4 ADS7830 5 6 7 8 16 15 14 13 12 11 10 9 +VDD SDA SCL A1 A0 COM REFIN / REFOUT GND 10 , , SCL and SDA pulled HIGH 0.05 High-Speed Mode: SCL = 3.4MHz 1 20 CMOS +VDD · 0.7 ­0.3 Minimum 3mA Sink


Original
PDF ADS7830 SBAS302A 70kHz ADS7828 TSSOP-16 ADS7830
2001 - 32LSB

Abstract: ADS7828 TSSOP-16
Text: COM 12 A0 13 A1 14 SCL 15 SDA 16 +VDD +VDD CH1 PIN GND DESCRIPTION Analog , transmitted on SDA by the ADS7828 while the serial clock is input on SCL . START and STOP conditions are , CH6 CH7 CDAC Serial Interface COM SCL A0 Comparator S/H Amp A1 2.5V VREF , 10kHz 2.475 Internal Reference ON Internal Reference OFF Int. Ref. ON, SCL and SDA pulled HIGH , : SCL = 3.4MHz Fast Mode: SCL = 400kHz Standard Mode, SCL = 100kHz SCL Pulled HIGH, SDA Pulled HIGH


Original
PDF ADS7828 SBAS181B 12-Bit, 50kHz TSSOP-16 ADS7828 12-bit 32LSB
1995 - TI ADS7830I

Abstract: ADS7828 ADS7830 ADS7830I ADS7830IPWR ADS7830IPWRG4 ADS7830IPWT TSSOP-16 SBAS302
Text: transmitted on SDA by the ADS7830 while the serial clock is input on SCL . START and STOP conditions are , SAR CH1 CH2 CH3 CH4 8-Channel MUX CH5 SDA CH6 CH7 CDAC Serial Interface , 15 SDA CH2 3 14 SCL CH3 4 13 A1 CH4 5 12 A0 ADS7830 NAME , 12 A0 Slave Address Bit 0 13 A1 Slave Address Bit 1 14 SCL Serial Clock 15 SDA Serial Data 16 +VDD Power Supply, 3.3V Nominal CH7 8 9 GND Common to


Original
PDF ADS7830 SBAS302 70kHz ADS7828 TSSOP-16 ADS7830 TI ADS7830I ADS7828 ADS7830I ADS7830IPWR ADS7830IPWRG4 ADS7830IPWT SBAS302
1995 - TI ADS7830I

Abstract: TSSOP-16 ADS7828 ADS7830 ADS7830I ADS7830IPWR ADS7830IPWT MTSS001C
Text: transmitted on SDA by the ADS7830 while the serial clock is input on SCL . START and STOP conditions are , SAR CH1 CH2 CH3 CH4 8-Channel MUX CH5 SDA CH6 CH7 CDAC Serial Interface , 15 SDA CH2 3 14 SCL CH3 4 13 A1 CH4 5 12 A0 ADS7830 NAME , 12 A0 Slave Address Bit 0 13 A1 Slave Address Bit 1 14 SCL Serial Clock 15 SDA Serial Data 16 +VDD Power Supply, 3.3V Nominal CH7 8 9 GND Common to


Original
PDF ADS7830 SBAS302 70kHz ADS7828 TSSOP-16 ADS7830 TI ADS7830I ADS7828 ADS7830I ADS7830IPWR ADS7830IPWT MTSS001C
2001 - 32LSB

Abstract: ADS7828 TSSOP-16
Text: CH3 CH4 8-Channel MUX CH5 SDA CH6 CH7 CDAC Serial Interface COM SCL A0 , GND REFIN/ REFOUT COM A0 A1 SCL SDA +VDD Analog Input Channel 0 Analog Input Channel 1 , reversed. Serial data is transmitted on SDA by the ADS7828 while the serial clock is input on SCL . START , , SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless otherwise noted. ADS7828E PARAMETER ANALOG , . Ref. ON, SCL and SDA pulled HIGH kHz µs ­82 72 71 86 120 Conversion Time AC


Original
PDF ADS7828 SBAS181A 12-Bit, 50kHz TSSOP-16 ADS7828 12-bit 32LSB
2010 - Not Available

Abstract: No abstract text available
Text: -bit compound timer ch.1 clock input. General-purpose I/O port This pin is also used as A/D converter analog input. General-purpose I/O port This pin is also used as A/D converter analog input. General-purpose I/O port This pin is also used as external interrupt input. This pin is also used as A/D converter analog , external interrupt input. This pin is also used as A/D converter analog input. This pin is also used as , pin is also used as A/D converter analog input. This pin is also used as UART/SIO data input. This pin


Original
PDF DS07-12630-1E MB95R203A MB95R203A 16-bit
MAX500ACPE

Abstract: No abstract text available
Text: ¡o MAX500 is a quad 8-bit voltage output digital to analog converter (DAC) with a cascadable , by connecting Serial Output (SRO) to the second chip's SDA pin. The delay of the SRO pin from SCL , y i / i y j x i y n CMOS Quad, Serial In terfac e , 8-Bit D/A Converter G eneral Description â , Quad, S erial In terface, 8-Bit DIA Converter PARAMETER MIN Digital Input Leakage Current , m ax mA SWITCHING CHARACTERISTICS (Note 5) THREE-WIRE MODE SDA Valid to SCL Setup tsi


OCR Scan
PDF 16-Pin MAX500ACPE MAX500BC/D MAX500AEWE MAX500BEWE MAX500AEJE MAX500ACPE
1998 - 20P2N-A

Abstract: dac 8bit serial M62393 7 segment digital clock circuit ao65 s30a2
Text: 17 10 Ao5 Ao6 GND Analog and digital common GND 8 VrefL D-A converter low level , -bit D-A converter output terminal Ao7 Ao8 VCC Analog power supply terminal VDD Digital power , amplifiers. The input is 2-wires serial method is used for the transfer format of digital data to allow , . R 1 20 CS0 SCL 2 19 CS1 SDA 3 18 CS2 Ao5 4 17 VDD , 12 Ao1 GND · Digital data transfer format I 2C-bus serial data method ·Output buffer


Original
PDF M62393P/FP M62393 20P2N-A dac 8bit serial 7 segment digital clock circuit ao65 s30a2
1995 - ADS7828

Abstract: 32LSB TSSOP-16
Text: reversed. Serial data is transmitted on SDA by the ADS7828 while the serial clock is input on SCL . START , CH6 CH7 CDAC Serial Interface COM SCL A0 Comparator S/H Amp A1 2.5V VREF , , SCL Clock Frequency = 3.4MHz (High-Speed Mode), unless otherwise noted. ADS7828E PARAMETER ANALOG , . Ref. ON, SCL and SDA pulled HIGH kHz µs ­82 72 71 86 120 Conversion Time AC , Fast Mode: SCL = 400kHz Standard Mode, SCL = 100kHz SCL Pulled HIGH, SDA Pulled HIGH MAX


Original
PDF ADS7828 SBAS181 12-Bit, 50kHz TSSOP-16 ADS7828 12-bit 32LSB
2001 - LM385-1

Abstract: TMC2072 TMC2072KHC TMC2081 TMC22071A TMC2302 2072KHC "frame grabber"
Text: Data byte to read or write Stop signal When the serial interface is inactive ( SCL and SDA are HIGH , Port Read/Write Timing SDA STOP START STOP START SCL 65-2072-04 Figure 3. Serial , Figure 9. Serial Port Read/Write Timing SDA / R/W MSB LSB ACK SCL /CS 24470A Figure 10 , video input multiplexer, analog clamp, variable gain amplifier, and digital back porch clamp. The user , -0 RESET SDA +1.2V CLK OUT DIRECT DIGITAL SYNTHESIZER CONTROL PFD IN VIN2 MUX


Original
PDF TMC2072 TMC2072 DS30002072 LM385-1 TMC2072KHC TMC2081 TMC22071A TMC2302 2072KHC "frame grabber"
2009 - Not Available

Abstract: No abstract text available
Text: ch.1 clock input. General-purpose I/O port This pin is also used as A/D converter analog input. General-purpose I/O port This pin is also used as A/D converter analog input. General-purpose I/O port This pin is also used as external interrupt input. This pin is also used as A/D converter analog input. This pin is , input. This pin is also used as A/D converter analog input. This pin is also used as UART/SIO data , as A/D converter analog input. This pin is also used as UART/SIO data input. This pin is also used as


Original
PDF DS07-12625-2E MB95R203 MB95R203 16-bit
2009 - fabh

Abstract: No abstract text available
Text: ch.1 clock input. General-purpose I/O port This pin is also used as A/D converter analog input. General-purpose I/O port This pin is also used as A/D converter analog input. General-purpose I/O port This pin is also used as external interrupt input. This pin is also used as A/D converter analog input. This pin is , input. This pin is also used as A/D converter analog input. This pin is also used as UART/SIO data , as A/D converter analog input. This pin is also used as UART/SIO data input. This pin is also used as


Original
PDF DS07-12625-1E MB95R203 MB95R203 16-bit fabh
1998 - 20P2N-A

Abstract: M62399P serial analog digital converter scl sda ao65
Text: Digital power supply terminal GND Analog and digital common GND VrefL D-A converter low level , operational amplifiers. The input is 2-wires serial method is used for the transfer formal of digital data , possible to 64 channels control. R 1 20 CS0 SCL 2 19 CS1 SDA 3 18 CS2 , Ao2 VrefU1 9 12 Ao1 GND · Digital data transfer format I 2C-bus serial data method , Conversion from digital control data to analog control data for home-use and industrial equipment. Signal


Original
PDF M62399P 20P2N-A serial analog digital converter scl sda ao65
2009 - FSR 400

Abstract: MAX1069ACUD MAX1069AEUD MAX1069BCUD MAX1069BEUD MAX1169 MAX1069 fsr-400
Text: REF Input Current V V 0.1 A DIGITAL INPUTS/OUTPUTS ( SCL , SDA ) Input High Voltage VIH , : MAX1069 58.6ksps, 14-Bit, 2-Wire Serial ADC in a 14-Pin TSSOP S Sr P SDA SCL Figure 7 , .-0.3V to (AVDD + 0.3V) SCL , SDA , ADD_ to DGND.-0.3V to +6V Maximum , V POWER REQUIREMENTS (AVDD, AGND, DVDD, DGND) Analog Supply Voltage AVDD Digital Supply , ns ns Rise Time of Both SDA and SCL Signals, Receiving tR (Note 10) 20 + 0.1CB 300


Original
PDF 14-Bit, 14-Pin MAX1069 14-bit FSR 400 MAX1069ACUD MAX1069AEUD MAX1069BCUD MAX1069BEUD MAX1169 fsr-400
2002 - MAX1069

Abstract: MAX1069ACUD MAX1069AEUD MAX1069BCUD MAX1069BEUD MAX1069CCUD MAX1069CEUD MAX1169 FSR 400
Text: REF Input Current V V 0.1 µA DIGITAL INPUTS/OUTPUTS ( SCL , SDA ) Input High Voltage 0.7 , -wire serial interface consisting of a bidirectional serial data line ( SDA ) and a serial clock line ( SCL ). , 58.6ksps, 14-Bit, 2-Wire Serial ADC in a 14-Pin TSSOP S Sr P SDA SCL Figure 7. START and , .-0.3V to (AVDD + 0.3V) SCL , SDA , ADD_ to DGND.-0.3V to +6V Maximum , V POWER REQUIREMENTS (AVDD, AGND, DVDD, DGND) Analog Supply Voltage AVDD Digital Supply


Original
PDF 14-Bit, 14-Pin MAX1069 14-bit MAX1069 MAX1069ACUD MAX1069AEUD MAX1069BCUD MAX1069BEUD MAX1069CCUD MAX1069CEUD MAX1169 FSR 400
2007 - YAS529

Abstract: magnetic sensor circuit diagram "Magnetic Sensor" compass sensor Magnetic Field Sensor IC Sensors YAS529PZ I2C Magnetic Sensors Geomagnetic Sensor analog compass Sensor circuit
Text: circuit is used for SCL and SDA input pins. A I Is Od O 2 : Analog input : Digital input , for the Interface : Ground Serial Data Interface ( SCL , SDA , RSTN, GPO) SCL SDA RSTN GPO , . One count of A/D converter is about 3.0mV. 5 YAS529 Digital Circuit Section Serial Data , . SCL ( SCL ) : Serial clock input pin SDA ( SDA ) : Serial data input/output pin Communication is , integrating buffer amplifier, A/D converter , clock generator, and serial data interface circuit (supports I2C


Original
PDF YAS529 YAS529 magnetic sensor circuit diagram "Magnetic Sensor" compass sensor Magnetic Field Sensor IC Sensors YAS529PZ I2C Magnetic Sensors Geomagnetic Sensor analog compass Sensor circuit
1999 - CS4922-CL

Abstract: CS4920 CS4922 MS-018 1000H CDB4922
Text: INFORMATION CS4922-CL CDB4922 SCK/ SCL SDA /CDOUT CDIN CS REQ VA+ Serial Control Port (SPI or I2C , .16 4.3 Digital to Analog Converter , the clock at REG 16 D A C 4.3 Digital to Analog Converter The digital to analog converter , connected to the digital supply. For normal I2C operation SCL /SCK, SDA , and REQ are used. CS and CDIN are typically connected to the digital supply. SCL /SCK is the serial clock input which is always driven by an


Original
PDF CS4922 CS4922 24-bit w/48-bit MS-018 CS4922-CL CS4920 MS-018 1000H CDB4922
2010 - Not Available

Abstract: No abstract text available
Text: 1kHz, f SAMPLE = 62.1ksps VREF = +4.096V, shutdown DIGITAL INPUTS/OUTPUTS ( SCL , SDA ) Input High Voltage , ,STO tBUF SCL tHD,STA S B. HS-MODE I2C SERIAL INTERFACE TIMING tHIGH tR tF Sr A tRDA P S tFDA SDA , 14 NAME DGND SCL SDA ADD2 ADD1 ADD0 DVDD AVDD AGND AIN AGNDS REFADJ REF ADD3 Digital Ground Clock , ) circuitry to capture and convert an analog signal to a serial 14-bit digital output. The MAX1069 performs a , 58.6ksps, 14-Bit, 2-Wire Serial ADC in a 14-Pin TSSOP MAX1069 S SDA Sr P SCL Figure 7


Original
PDF 14-Bit, 14-Pin MAX1069 14-bit
1998 - digital cvbs pattern

Abstract: SCL SDA VSYNC HSYNC PXCK image video genlock pll 3.3 LM385-1 TMC2072 TMC2072KHC TMC2081 TMC22071A TMC2302
Text: SCL is LOW. If SDA changes state while SCL is HIGH, the serial interface interprets that action as a , the serial interface is inactive ( SCL and SDA are HIGH) communications are initiated by sending a , Port Read/Write Timing SDA STOP START STOP START SCL 65-2072-04 Figure 3. Serial , SCL /CS tDAH 24469A Figure 9. Serial Port Read/Write Timing SDA / R/W MSB LSB ACK SCL /CS 24470A Figure 10. Serial Interface ­ Typical Byte Transfer SDA / R/W A6 A5 A4


Original
PDF TMC2072 TMC2072 DS30002072 digital cvbs pattern SCL SDA VSYNC HSYNC PXCK image video genlock pll 3.3 LM385-1 TMC2072KHC TMC2081 TMC22071A TMC2302
Supplyframe Tracking Pixel