The Datasheet Archive

Top Results (6)

Part ECAD Model Manufacturer Description Datasheet Download Buy Part
LP3943ISQX/NOPB LP3943ISQX/NOPB ECAD Model Texas Instruments 16 channel RGB/White LED driver with independent string control via SMBUS/I2C 24-WQFN -40 to 85
LP3943ISQ/NOPB LP3943ISQ/NOPB ECAD Model Texas Instruments 16 channel RGB/White LED driver with independent string control via SMBUS/I2C 24-WQFN -40 to 85
LP3943ISQ LP3943ISQ ECAD Model Texas Instruments 16 channel RGB/White LED driver with independent string control via SMBUS/I2C 24-WQFN -40 to 85
ADZS-WVGALCD-EX3 ADZS-WVGALCD-EX3 ECAD Model Analog Devices Extender Board With Interfaces To Embedded Processor Via PPI And SPI
1552100229 1552100229 ECAD Model Molex Wire And Cable,
451451010 451451010 ECAD Model Molex Cable Assembly,

s3 via pn133t Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
PN133T

Abstract: s3 via pn133t
Text: . Based on the Via PN133T chipset, MAGNUM is available with either a low power Pentium® III 700MHz CPU , CHIP SET AUDIO EPP/ECP On-board switching regulators for Via PN133T Chipset Integrated Soundblaster™ compatible AC97 SDRAM Line In/Out, Microphone and CD 16MB to 512MB via one 168 pin , ® III CPU Up to 512MB SDRAM SST ATA-Disk Chip and Compact Flash support Integrated AGP (x4) S3 Savage , Watchdog timer PS/2 Keyboard and Mouse The integrated S3 Savage 4 AGP (x4) Graphics controller supports


Original
PDF 300MHz 700MHz 512MB 10/100Base-T PN133T s3 via pn133t
PN133T

Abstract: VT1611A VIA ProSavage PN133T VT82C686B motherboard s3 via pn133t VT1621 VT6010 PN-133T VT6202 VT6105
Text: 3.7.2 VIA Apollo PN133T The high performance, feature rich S3 Graphics Savage4TM AGP4X graphics core integrated into the VIA ProSavage PN133T provides strong 2D/3D acceleration and support for DVD playback , Eden Platform North Bridge Options 3.7.1 VIA Apollo PLE133 3.7.2 VIA Apollo PN133T 2 VIA , Apollo PLE133 or VIA ProSavageTM PN133T North Bridge and the VT8231 or VT868B South Bridge, as listed in , emerging information station market, the VIA ProSavage PN133T demonstrates low power characteristics, a


Original
PDF VT6010 VE1000 VE2000 PN133T VT1611A VIA ProSavage PN133T VT82C686B motherboard s3 via pn133t VT1621 PN-133T VT6202 VT6105
s3 via Twister pn133t

Abstract: vt8606 Twister PN133T PCM-9371 pn133t twister PCM9371FM0A1E s3 twister s3 via Twister s3 via pn133t PN133
Text: backlight turn-off function Power connector VIA S3 Twister Video 100/133 MHz FSB and four AGP , Celeron/Pentium III processor VIA ® PN133T (VT8606, VT82C686B, 133 MHz FSB) AWARD® 256 kbit Flash BIOS , , USB 1.1 compliant VIA 82C686 support AC'97 2.0 compliant, Mic-in, Line-in, Line-out 115 kbps, IrDA , Resolution LCD Interface LVDS Interface TV-Out (optional) Dual Independent Display VIA VT8606 Twister® chip with Integrated S3 Savage4 2D/3D/Video Accelerator 8/16/32 MB frame buffer using


Original
PDF PCM-9371 PCM-9371F-J0A1 PCM-9371F-M0A1) PC/104 PCM-9371, PCM-9371 s3 via Twister pn133t vt8606 Twister PN133T pn133t twister PCM9371FM0A1E s3 twister s3 via Twister s3 via pn133t PN133
s3 via Twister t pn133t

Abstract: PN133T s3 via Twister pn133t pn133t twister WIRING diagram vga to usb CABLE Twister T chipset pn133T usb to s-video wiring diagram s3 via Twister pn133t pin out s3 via Twister PN133
Text: /512KB on the processor VIA PN133T (VT8606, VT82C686B), 133MHz FSB AWARD 256 KB Flash BIOS , -9577FG) Built-in boot ROM in Flash BIOS VIA Twister chip with Integrated S3 Savage4 2D/3D/ Video Accelerator 8 , , IrDA 1.1 compliant VIA 82C686 support AC'97 2.0 compliant, Mic in, Line in, CD Audio in, Line out


Original
PDF PCM-9577 III/512K 26GHz PCM-9577FG) UDMA/100 III/512K PC133 168pin s3 via Twister t pn133t PN133T s3 via Twister pn133t pn133t twister WIRING diagram vga to usb CABLE Twister T chipset pn133T usb to s-video wiring diagram s3 via Twister pn133t pin out s3 via Twister PN133
s3 via Twister pn133t pin out

Abstract: s3 via Twister pn133t PN133T s3 via Twister PCM-9371F-M0A1 s3 savage4 PCM-9371F-J0A1 s3 via pn133t twister PN133T pcm 9372 lvds
Text: PCM-9371 NEW LCD Display ULV Celeron® / LV Pentium® CPU LVDS VIA S3 Twister Video PC/104 , ®/Pentium® III processor VIA PN133T (VT8606, VT82C686B, 133 MHz FSB) AWARD 256 KB Flash BIOS CompactFlashTM , Display Chipset Memory Size Resolution VIA VT8606 Twister chip with Integrated S3 Savage4 2D/3D/Video , -Channel ( 2 x 18-bit) LVDS interface Supports both NTSC/PAL, S-video and Composite Video via PCM-232 TV-out , (optional), 1 x K/B, 1 x Mouse, 1 x RS-232/422/485, 1 x RS-232, 1 x LPT 115 Kbps, IrDA 1.1 compliant VIA


Original
PDF PCM-9371 PC/104 PCM-9371F-J0A1 PCM-9371F-M0A1) PCM-9371F-J0A1 PCM-9371F-M0A1 PCM-9371F-R0A1 PCM-9371F-J0A1, s3 via Twister pn133t pin out s3 via Twister pn133t PN133T s3 via Twister s3 savage4 s3 via pn133t twister PN133T pcm 9372 lvds
PN133T

Abstract: s3 via pn133t
Text: System VIA C3 with Samuel core, Full Speed FPU & SSE Support (Eden), processor options 400GHz, 733GHz and 1GHz VIA PN133T Chipset (VT8606 & VT82C686B) Phoenix BIOS, with Ethernet Boot ROM option Support for APM and VIA Power Saver (Long-Haul) Customer Splash screen option, BIOS option for hardware , mouse port Display/Audio Integrated AGP (x4) Graphics controller based on S3 Savage 4 CRT SVGA at up , through hole via technology, all major BGA and silicon located on the upper side Operating temperature


Original
PDF 400MHz 400MHz, 733MHz PN133T s3 via pn133t
2002 - PN133T

Abstract: vt6103 VIA ProSavage PN133T vt8606 PN133T G s3 via pn133t JUMPtec DSTN S3 SAVAGE4 jumptec JRex VIA VT8606 dstn
Text: EEPROM) · Chipset: ProSavage PN133T Chipset · Super I/O: Integrated in VIA VT8231 · , Onboard VGA: (Integrated in the VIA VT8606) S3 Savage 4 AGP controller Up to 32-megabyte (MB) Video , SMA North Bridge: Integrated VIA Pro133A and S3 Graphics' ProSavage4 TM in a single chip · 64 , maximize design re-use. The JRex-VE hosts a VIA Eden CPU (Samuel 2 core) with 128 kByte L1 cache and 64 kByte L2 cache memory on. JRex-VC and JRex-VA are based on the new Nehemiah core from VIA . A SDRAM-DIMM


Original
PDF 5-321-X PN133T vt6103 VIA ProSavage PN133T vt8606 PN133T G s3 via pn133t JUMPtec DSTN S3 SAVAGE4 jumptec JRex VIA VT8606 dstn
2002 - PN133T

Abstract: VIA ProSavage PN133T VT8606 PN133T G VIA VT8606 dstn JUMPtec DSTN S3 SAVAGE4 VIA VT8606 Phoenix BIOS Programming Instructions S3 SAVAGE
Text: memory bus Chipset: ProSavage PN133T Chipset Super I/O: Integrated in VIA VT8231 Memory: One 168 , Ethernet: Davicom 9102A PCI, 10/100BASE-T LAN Onboard VGA: (Integrated in the VIA VT8606) S3 Savage 4 AGP , ) liquid-crystal display (LCD) interfaces Audio: Integrated in VIA VT8231 SoundBlasterTM AC97, Windows Sound , °C. · Via TwisterT Host Bridge/Controller case temperature max. 85°C. · Nonoperating: -10 to + , Streaming SIMD extensions Chipset ProSavage PN133T Chipset features include: · Defines Integrated


Original
PDF 1-55615-321-X PN133T VIA ProSavage PN133T VT8606 PN133T G VIA VT8606 dstn JUMPtec DSTN S3 SAVAGE4 VIA VT8606 Phoenix BIOS Programming Instructions S3 SAVAGE
S3 SAVAGE4

Abstract: SAVAGE4 PM133 graphics controller s3 Trident blade 3d Apollo Display Technologies VT8605 S3 SAVAGE4 BGA south bridge TRIDENT BLADE
Text: and ATA-66 technologies with the rich 2D/3D graphics capabilities of the S3 Savage4 AGP 4X core, the VIA Apollo PM133 sets the new PC industry standard for performance, scalability, and value in an integrated chipset solution. The VIA Apollo PM133 couples the vibrant graphics capabilities of the S3 Savage4 AGP 4X core with the proven leading-edge performance of the VIA Apollo Pro133A chipset to , , Pentium® III and VIA Cyrix® III processors enables motherboard and system manufacturers to design VT 05


Original
PDF PM133 PC133, 133MHz ATA-66 PM133 Pro133A PC66/100 AC-97, MC-97 S3 SAVAGE4 SAVAGE4 graphics controller s3 Trident blade 3d Apollo Display Technologies VT8605 S3 SAVAGE4 BGA south bridge TRIDENT BLADE
2003 - motherboard memory voltage regulator circuit

Abstract: mosfet yb SC2615 SC2615MLTR 2SC2615
Text: S3 go high (BF_CUT goes low) for the first time, the VDDQ is supplied via the external MOSFET, thus , , via an external Power MOSFET, while an internal 1.8A (min) sink/ source regulator supplies the , 3.3V and 12V Internal S3 state LDO for VDDQ supplies 650 mA Dual thermal shutdown Fast transient , addition to these two blocks, an Internal LDO provides VDDQ power during S3 , capable of sourcing 650 mA , 5 mA 5V STBY in S3 Current IQ(STBY) 2 SS/EN Shutdown Threshold VEN(TH) 0.2 V


Original
PDF SC2615 SC2615 MLP-18 motherboard memory voltage regulator circuit mosfet yb SC2615MLTR 2SC2615
hdmi to rca pin out

Abstract: VT6656 video card hdmi dvi vga rca VX800 GPU board diagram RCA connector diagram VB8003 rj45 to ps2 VB8003-16 VT1708B
Text: VB Series NEW VIA VB8003 Mini-ITX NanoTM Board with 4 Display Outputs, HDMI, DVI, CF, Dual GigaLAN Support Board Placement PS2 KB/MS VGA S3 Chrome 435 ULP GPU COM1 RJ-45 VIA NanoTM processor DDR2 533/667 SDRAM SODIMM VIA VX800 chipset LVDS 2 x SATA RCA x 2 IDE Features Specifications Onboard S3 Chrome 435 ULP. Supports DX10.1 / OpenGL 3.1 and ChromotionHDTM , audio Back Panel I/O VB8003-16 1.6GHz VIA NanoTM with FSB 800MHz VIA VX800 Unified Digital Media


Original
PDF VB8003 RJ-45 VX800 AD9389 VX800 VT1211 VT1708B VT6130 hdmi to rca pin out VT6656 video card hdmi dvi vga rca GPU board diagram RCA connector diagram VB8003 rj45 to ps2 VB8003-16 VT1708B
PILZ pnoz

Abstract: PILZ 773 100 PNOZ V 30s Pilz Pnoz S3 pilz pnoz V 30S s34 recovery diode S11-S12 PILZ pnoz s11 Pilz pnoz s11 expander modules PNOZ s11
Text: via rotary switch and potentiometer Designed to be driven via semiconductor outputs 2 , : pilz.gmbh@pilz.de Connection between PNOZ p1p and expander modules via PNOZpower bus, via jumpers on the back , S12 Y1 S34 Y2 S1 PNOZpower-Bus Input circuits S33 S34 S37 Y1 Y2 S22 S11 S3 , S52 S52 S11 Y1 S2 S1 S3 S1 S3 S12 Example 7 Dual-channel control of light beam , control with manual reset S11 S12 S21 OSSD S3 Y1 S3 S1 S12 S52 S22 S34 S37 Y2 S33 Y1


Original
PDF S11-S12, S11-S52, S21-S22 S33-S34 NSG-D-2-333-2008-09 PILZ pnoz PILZ 773 100 PNOZ V 30s Pilz Pnoz S3 pilz pnoz V 30S s34 recovery diode S11-S12 PILZ pnoz s11 Pilz pnoz s11 expander modules PNOZ s11
hdmi to rca pin out

Abstract: VGA to RCA connector diagram VT1211 VIA vx800 RCA VGA CONNECTOR VX800 HDMI to RCA HDMI to RCA video out vt1708b pwb-m120
Text: VB Series Board Placement PS2 KB/MS VIA VGA (upper), DVI-1 (bottom) S3 Chrome 435 ULP GPU COM1 (upper), 2 x HDMI (bottom) VIA NanoTM processor DDR2 533/667 SDRAM SODIMM VIA VX800 chipset , Support RJ-45 RCA x 2 IDE Features Onboard S3 Chrome 435 ULP. Supports DX10.1 / OpenGL 3.1 and , Processor Chipset System Memory Graphic VB8003-16 1.6GHz VIA NanoTM with FSB 800MHz VIA VX800 Unified Digital Media IGP chipset 2 x DDR2 533/667 SODIMM sockets. Up to 4GB memory size S3 Chrome 435 ULP through


Original
PDF VX800 VB8003 RJ-45 ISL9501 ICS9UM700 32x32 256MB) VX800 AD9389 VT1211 hdmi to rca pin out VGA to RCA connector diagram VIA vx800 RCA VGA CONNECTOR HDMI to RCA HDMI to RCA video out vt1708b pwb-m120
1993 - M68HC705E24PGMR

Abstract: 27C256
Text: appropriate socket on the PGMR . The applicable program/verify routine is selected via the switch pack S3 , and power is applied to the PGMR via switch S1. The MCU is taken out of reset and placed in the run mode via switch S2, and MCU control is transferred to the bootstrap ROM. The selected programming , . 2.1.1 Programming the MCU PROM (PARALLEL) To select the program mode the switch pack S3 should both be set to 08 hex (PD7-PD0) (open switches correspond to a high PD bit). Open S3 Closed 7 6 5 4 3 2 1


Original
PDF M68HC705E24PGMR/D M68HC705E24PGMR M68HC705E24PGMR 27C256
1990 - 27C256

Abstract: M68HC705F4PGMR MC68HC705F4
Text: applicable program/verify routine is selected via switches S3 and S4, and power is applied to the PGMR via switch S1. The MCU is taken out of reset and placed in the run mode via switch S2, and MCU control is , program mode switch S3 should be set to the ON position and S4 should both be set to the OFF position. In , VERIFY MCU PROM (PARALLEL) To select the verify mode switch S3 should be set to the OFF position and , number of ways. One way is via a load RAM and execute routine. In this mode of operation code can be


Original
PDF M68HC705F4PGMR/D2 M68HC705F4PGMR HC705F4PGMR/D2 27C256 M68HC705F4PGMR MC68HC705F4
1993 - MC68HC705P3

Abstract: MC68HC705P3 28 pin hc705e6 27C256 M68HC705E6PGMR MC68HC705E6
Text: program/verify routine is selected via switches S3 and S4, and power is applied to the PGMR via switch S1. The MCU is taken out of reset and placed in the run mode via switch S2, and MCU control is , Semiconductor, Inc. To select the program mode switch S3 and S4 should both be set to the ON position. In , VERIFY MCU PROM (PARALLEL) To select the verify mode switch S3 should be set to the ON position and , number of ways. One way is via a load RAM and execute routine. In this mode of operation code can be


Original
PDF M68HC705E6PGMR/D2 M68HC705E6PGMR HC705E6PGMR/D2 MC68HC705P3 MC68HC705P3 28 pin hc705e6 27C256 M68HC705E6PGMR MC68HC705E6
1993 - MC68HC705P3

Abstract: M68HC705E6PGMR* dip 28 HC705E6 MC68HC705e6 27C256 M68HC705E6PGMR
Text: program/verify routine is selected via switches S3 and S4, and power is applied to the PGMR via switch S1. The MCU is taken out of reset and placed in the run mode via switch S2, and MCU control is , program mode switch S3 and S4 should both be set to the ON position. In the program MCU PROM routine, the , the verify mode switch S3 should be set to the ON position and switch S4 should be set to the OFF , serial mode allows communication with the device in a number of ways. One way is via a load RAM and


Original
PDF M68HC705E6PGMR/D2 M68HC705E6PGMR HC705E6PGMR/D2 MC68HC705P3 M68HC705E6PGMR* dip 28 HC705E6 MC68HC705e6 27C256 M68HC705E6PGMR
1990 - 27C256

Abstract: M68HC705F4PGMR MC68HC705F4
Text: program/verify routine is selected via switches S3 and S4, and power is applied to the PGMR via switch S1. The MCU is taken out of reset and placed in the run mode via switch S2, and MCU control is , RESET-IN (left) position. 8. Remove power ( via S1), or select and run new routine. NOTE: S3 and S4 are , Semiconductor, Inc. To select the program mode switch S3 should be set to the ON position and S4 should both , memory address bus. 2.1.2 VERIFY MCU PROM (PARALLEL) To select the verify mode switch S3 should be set


Original
PDF M68HC705F4PGMR/D2 M68HC705F4PGMR HC705F4PGMR/D2 27C256 M68HC705F4PGMR MC68HC705F4
2011 - Not Available

Abstract: No abstract text available
Text: , freight prepaid, via method to be determined by IMC Networks. IMC Networks shall not be liable for any , .6 DIP Switch Settings (S2, S3 , outside edges of the bracket. 2. Slide the iMcV-Module into the chassis, via the cardguides, until , how that configuration was implemented ( via DIP Switch settings or SNMP). Historically, SNMP would override DIP Switch settings. If changes are made to the module via iView2, the SNMP settings determine


Original
PDF
6-digit 7-segment

Abstract: pulse rate meter hour meter
Text: Installation S3 Technical specification Supply voltage , applied between pins N and I, e.g. by closing switch S3 . The reset facility is made available by , using a push button, security activated via a key switch or non-active by making no electrical , module powered up by applying power between pins N (common) and P e.g. by closing switch S3 . , Power , using a push button, security activated via a key switch or non-active, according to the required


Original
PDF 2-24V 6-digit 7-segment pulse rate meter hour meter
2013 - Not Available

Abstract: No abstract text available
Text: Workstation • S3 Series FACP • Installer’s PC The ANX allows the E3 Series and S3 Series Networks to , networks together, each of the E3 and S3 network node counts are increased to 122 nodes. The multi-ring , Ethernet port for high-speed configuration downloading into either of the E3 Series or S3 Series rings , multi-building complexes. The following three types of ANX sub-assemblies provide Ethernet connectivity via an , €¢ Complies with UL® Standard 864 (9th Edition). • Expands the E3 and S3 Networks to two rings, containing


Original
PDF
2001 - northbridge

Abstract: southbridge VT82C686B VT62C686B 762T AMD-762TM AMD-761 AMD-762
Text: Incompatibilities Between the AMD-762TM System Controller and the Via Technologies, Inc , Between the AMD-762TM System Controller and the Via Technologies, Inc. VT82C686B "Super South" Southbridge , -762TM System Controller and the Via Technologies, Inc. VT82C686B "Super South" Southbridge 24919B-June iv , Via Technologies, Inc. VT82C686B "Super South" Southbridge Application Note Incompatibilities Between the AMD-762TM System Controller and the Via Technologies, Inc. VT82C686B "Super South


Original
PDF AMD-762TM VT82C686B VT82C686B AMD-762 24919B--June northbridge southbridge VT62C686B 762T AMD-761
2010 - FT2232H

Abstract: SMD resistors 0603 potentiometer draloric ftdi d2xx program guide HTST-110-01-L-DV Midas microcontroller 12 bit P10 Draloric Philips, RC21 0603 draloric Potentiometer
Text: to program the ADuC7023 via the JTAG or the I2C interfaces. Users may also debug their source code , Guide EVALUATION BOARD FEATURES POWER SUPPLY Both boards can be directly powered via the mini-USB , PROGRAMMING INTERFACE The ADuC7023 is connected to the USB connector via the I2C-to-USB transceiver chip referenced as U5 on the PCB. The interface allows direct connection to the PC via the USB port. Connect the evaluation board to the PC via the USB port using the mini-USB lead included in the evaluation package


Original
PDF UG-176 ADuC7023 20-pin ADR291 UG09195-0-7/10 FT2232H SMD resistors 0603 potentiometer draloric ftdi d2xx program guide HTST-110-01-L-DV Midas microcontroller 12 bit P10 Draloric Philips, RC21 0603 draloric Potentiometer
1997 - CRYSTAL 14.318MHZ

Abstract: CRYSTAL oscillator 14.318MHZ 80386 VT8225 VIA Technologies
Text: VT8225 VIA Technologies, Inc. 1045 Mission Court. Fremont, CA 94539 USA TEL: 1-510-683-3300 , design. 5. Is pin-to-pin compatible to oscillator. -1- VT8225 VIA Technologies, Inc. VT8225 , shows the output frequency selection conditions. X1 2 I X2 3 I/O S0 S1 S2 S3 , power supply. MCLK FREQUENCY SELECTION INPUTS MCLK OUTPUT S1 S0 S3 =1 (Bank 1) S3 =0 (Bank 0) 0 , . -2- VT8225 VIA Technologies, Inc. TS 1 14 VDD X1 2 13 OSC X2 3


Original
PDF VT8225 VT8225 318Mhz) -40oC CRYSTAL 14.318MHZ CRYSTAL oscillator 14.318MHZ 80386 VIA Technologies
2004 - farnell 3160312

Abstract: ulink schematic aduc7024 AD8132 AD8606 ADR291 AN-719 72197
Text: connected via the S1 switch. S3 (RESET = 1) Connects 1.67 V to the VOCM pin of the AD8132. No extra , The user should connect the 9 V power supply via the 2.1 mm input power socket (J5). The input , 9 V supply is regulated via a linear voltage regulator (U5). The 3.3 V regulator output is used to , RS232 interface cable via connector (J1). The interface cable generates the required level shifting to , Nonintrusive emulation and download are possible on the ADuC7024 via JTAG by connecting the ULINK emulator to


Original
PDF AN-719 ADuC7024 KLD-SMT2-0202-A AN04788 farnell 3160312 ulink schematic AD8132 AD8606 ADR291 AN-719 72197
Supplyframe Tracking Pixel