The Datasheet Archive

Top Results (4)

Part Manufacturer Description Datasheet Download Buy Part
HS1-82C85RH-Q Intersil Corporation 15MHz, PROC SPECIFIC CLOCK GENERATOR, CDIP24
HS9-82C85RH-8 Intersil Corporation 15MHz, PROC SPECIFIC CLOCK GENERATOR, CDFP24, CERAMIC, DFP-24
HS9-82C85RH-Q Intersil Corporation 15MHz, PROC SPECIFIC CLOCK GENERATOR, CDFP24, CERAMIC, DFP-24
CP82C84AZ Intersil Corporation 8MHz, PROC SPECIFIC CLOCK GENERATOR, PDIP18, ROHS COMPLIANT, PLASTIC, DIP-18

rgmii specification Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2009 - rgmii specification

Abstract: marvell ethernet switch mii RGMII AN3811 RGMII delay MSC8144 MSC8144E MSC8144EC marvell ethernet switch
Text: interfacing, the RGMII Specification Reduced Pin-count Interface for Gigabit Ethernet Physical Layer Devices provides a method for Gigabit throughput while saving pins/board space. The RGMII Specification is managed , signals in half, the RGMII specification makes use of both the positive and negative edges of the clock. Because of this, meeting the RGMII specification requires careful attention to timing and delays. 2.1 RGMII Specified Delays The RGMII specification explicitly states how to manage output and input


Original
PDF AN3811 MSC8144 rgmii specification marvell ethernet switch mii RGMII AN3811 RGMII delay MSC8144E MSC8144EC marvell ethernet switch
2003 - 88E1111 RGMII

Abstract: Marvell PHY 88E1111 Datasheet Xilinx Marvell 88E1111 vhdl Marvell PHY 88E1111 alaska rgmii specification 88E1111 RGMII phy Xilinx 88E1111 verilog RGMII Marvell PHY 88E1111 Datasheet
Text: -Gigabit Ethernet MAC v3.0 · Compatible with the HP RGMII Specification , versions 1.3 and 2.0 Applications , encoding that is described in the HP RGMII Specification . The status bits use the GMII_RXD[3:0] signals to , PHY on the printed-circuit board. From the HP RGMII Specification , v2.0, this clock skew is achieved , ( RGMII ) Specification , v1.3 3. Hewlett-Packard Company. 2002. Reduced Gigabit Media Independent Interface ( RGMII ) Specification , v2.0 4. Xilinx IP Center Design Example, 1-Gigabit Ethernet MAC FIFO v2


Original
PDF XAPP692 DS200, 1000BASE-X) 88E1111 RGMII Marvell PHY 88E1111 Datasheet Xilinx Marvell 88E1111 vhdl Marvell PHY 88E1111 alaska rgmii specification 88E1111 RGMII phy Xilinx 88E1111 verilog RGMII Marvell PHY 88E1111 Datasheet
2005 - bcm5482

Abstract: Broadcom BCM5482 RGMII SGMII 5482 RGMII to SGMII single RGMII to SGMII PHY Broadcom EMI RGMII SGMII RGMII to SGMII PHY alto BROADCOM 5482
Text: eliminate board trace delays required by the RGMII specification . · Lowers system BOM cost and simplifies , clock timing can be adjusted to eliminate the board trace delays required by the RGMII specification , reduces design constraints Gigabit Ethernet transceiver . · RGMII , SGMII, and SerDes MAC interface options. · 1-Gbps line-side SerDes with RGMII MAC interface. · Fully compliant with IEEE 802.3, IEEE , fiber in RGMII mode. · Low power. for space-constrained IP phone applications. · Compact solution


Original
PDF BCM5482 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 13-micron 10/100Base-TX BCM5482 5482-PB00-R Broadcom BCM5482 RGMII SGMII 5482 RGMII to SGMII single RGMII to SGMII PHY Broadcom EMI RGMII SGMII RGMII to SGMII PHY alto BROADCOM 5482
2006 - Not Available

Abstract: No abstract text available
Text: required by the RGMII specification . - Lowers MAC/switch costs by reducing the number of pins required to interface to the PHY. Gigabit Ethernet transceivers • RGMII , SGMII, and SerDes MAC interface options • 1-Gbps line-side SerDes with RGMII MAC interface • Fully compliant with IEEE 802.3, 802.3u , eliminate the board trace delays required by the RGMII specification . These reduced pin count interfaces , for routing high density solutions. - Reduced I/O pin requirements with RGMII (over 50%), SGMII


Original
PDF BCM5464R 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T BCM5464R 5464R-PB01-R
2005 - bcm5488

Abstract: rgmii specification rgmii specification ieee sgmii specification ieee sgmii RGMII switch RGMII to MII RGMII SGMII
Text: be adjusted to eliminate board trace delays required by the RGMII specification · Lowers MAC/switch , adjusted to eliminate the board trace delays required by the RGMII specification . These reduced-pin-count , FEATURES · Eight fully integrated 10BASE-T/100BASE-TX/1000BASE-T Gigabit Ethernet transceivers · RGMII , SGMII, and SerDes MAC interface options · 1-Gbps lineside SerDes with RGMII MAC interface option · , power and cost · Supports copper or fiber in RGMII mode · Low power · <625 mW per port · Advanced


Original
PDF BCM5488 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 13-micron BCM5488 5488-PB00-R rgmii specification rgmii specification ieee sgmii specification ieee sgmii RGMII switch RGMII to MII RGMII SGMII
2004 - sgmii specification ieee

Abstract: BCM5466R rgmii specification ieee bcm546 1gbps serdes RGMII SGMII rgmii specification switch SGMII MII GMII
Text: trace delays required by the RGMII specification . · Lowers MAC/switch costs by reducing the number of , eliminate the board trace delays required by the RGMII specification . These reduced-pincount interfaces , integrated 10BASE-T/100BASE-TX/1000BASE-T Gigabit Ethernet transceivers · RGMII , SGMII, and SerDes MAC interface options · 1-Gbps line-side SerDes with RGMII MAC interface SUMMARY OF BENEFITS · Low-power , PCB layers required for routing high-density solutions. · Reduced I/O pin requirements with RGMII


Original
PDF BCM5466R 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T BCM5466R 5466R-PB00-R sgmii specification ieee rgmii specification ieee bcm546 1gbps serdes RGMII SGMII rgmii specification switch SGMII MII GMII
2006 - rgmii specification

Abstract: rgmii specification ieee BCM5488 gmii sfp 1000base-t MDI HSTL RGMII BCM5488R RGMII to MII
Text: requirements with RGMII (over 50%). · Clock timing can be adjusted to eliminate board trace delays required by the RGMII specification . · Lowers MAC/switch costs by reducing the number of pins required to , timing can be adjusted to eliminate the board trace delays required by the RGMII specification . The , 0.13-micron CMOS-low power and cost · RGMII HSTL MAC interface · Supports line-side triple-speed SFP , Canceller Baseline Wander Correction RGMII Interface TX_EN {8:1} RXD [3:0]{8:1} RXC {8:1


Original
PDF BCM5488R 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 13-micron BCM5488R 5488R-PB02-R rgmii specification rgmii specification ieee BCM5488 gmii sfp 1000base-t MDI HSTL RGMII RGMII to MII
2003 - RGMII SGMII

Abstract: RGMII rgmii specification BCM5464 BCM5404 switch SGMII MII GMII BCM5421 BCM5421S BCM5424 BCM5434
Text: Reduced I/O pin requirements with RGMII (over 50%), SGMII (over 75%), and SerDes (over 80%) · · Clock timing can be adjusted to eliminate board trace delays required by the RGMII specification · · Lowers , by the RGMII specification . These reduced pin count interfaces simplify design and lower system cost , , RGMII , SGMII, and SerDes MAC interface options · 1-Gbps line-side SerDes with GMII/ RGMII MAC interface , and cost · Supports copper or fiber in GMII and RGMII modes · Low-power · 750 mW per port ·


Original
PDF BCM5464 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 13-micron BCM5464 5464-PB07-R RGMII SGMII RGMII rgmii specification BCM5404 switch SGMII MII GMII BCM5421 BCM5421S BCM5424 BCM5434
2006 - BCM5466R

Abstract: sgmii specification ieee 1gbps serdes rgmii specification 1000BASE gigabit ethernet transceiver RGMII SGMII BCM5466
Text: required by the RGMII specification . - Lowers MAC/switch costs by reducing the number of pins required to , adjusted to eliminate the board trace delays required by the RGMII specification . These reduced-pin-count , fiber operation in RGMII mode Enables use of low-cost magnetics, even in high-density (48+ port , system BOM cost and simplifies system design. 1-Gbps line-side SerDes with an RGMII MAC interface · , full-duplex. RGMII , SGMII, and SerDes MAC interface options · Low-power, quad-port integration


Original
PDF BCM5466R 10/100/1000BASE-T 5466R-PB02-R BCM5466R sgmii specification ieee 1gbps serdes rgmii specification 1000BASE gigabit ethernet transceiver RGMII SGMII BCM5466
2004 - rgmii specification

Abstract: RGMII SGMII sgmii specification ieee BCM5466R rgmii specification ieee BCM5466RA MAC 04 027
Text: requirements with RGMII (over 50%), SGMII (over 75%), and SerDes (over 80%). · Clock timing can be adjusted to eliminate board trace delays required by the RGMII specification . · Lowers MAC/switch costs by , delays required by the RGMII specification . These reduced-pincount interfaces simplify design and lower , FEATURES · Four fully integrated 10BASE-T/100BASE-TX/1000BASE-T Gigabit Ethernet transceivers · RGMII , SGMII, and SerDes MAC interface options · 1-Gbps line-side SerDes with RGMII MAC interface ·


Original
PDF BCM5466R 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T BCM5466R 5466R-PB00-R rgmii specification RGMII SGMII sgmii specification ieee rgmii specification ieee BCM5466RA MAC 04 027
2007 - sgmii specification ieee

Abstract: RGMII rgmii specification RGMII SGMII BCM5464R RGMII switch PHY gigabit ethernet 1gbps serdes
Text: required by the RGMII specification . - Lowers MAC/switch costs by reducing the number of pins required to interface to the PHY. Gigabit Ethernet transceivers · RGMII , SGMII, and SerDes MAC interface options · 1-Gbps line-side SerDes with RGMII MAC interface · Fully compliant with IEEE 802.3, 802.3u, and , trace delays required by the RGMII specification . These reduced pin count interfaces simplify design , required for routing high density solutions. - Reduced I/O pin requirements with RGMII (over 50%), SGMII


Original
PDF BCM5464R 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T BCM5464R 5464R-PB02-R sgmii specification ieee RGMII rgmii specification RGMII SGMII RGMII switch PHY gigabit ethernet 1gbps serdes
2003 - RGMII to MII

Abstract: BCM5404 BCM5421 BCM5421S BCM5424 BCM5434 rgmii specification Pulse generator wiring diagram
Text: eliminate board trace delays required by the RGMII specification . · Lowers MAC/switch costs by reducing , eliminate the board trace delays required by the RGMII specification . These reduced pin-count interfaces , BCM5424 PRODUCT Brief ® QUAD-PORT GIGABIT COPPER TRANSCEIVER WITH RGMII AND RTBI , integrated · 1000BASE-T Gigabit 10BASE-T/100BASE-TX/ Ethernet transceivers RGMII and RTBI interface , support, rather than the performance of the end equipment. The BCM5424 supports the RGMII and RTBI


Original
PDF BCM5424 1000BASE-T 10BASE-T/100BASE-TX/ 5424-PB01-R RGMII to MII BCM5404 BCM5421 BCM5421S BCM5424 BCM5434 rgmii specification Pulse generator wiring diagram
2004 - rgmii specification

Abstract: RGMII to SGMII PHY adc crosstalk RGMII to SGMII sgmii specification ieee transistor 5478 sgmii switch SGMII RGMII SGMII single RGMII to SGMII PHY
Text: required by the RGMII specification . · Lowers MAC/switch costs by reducing the number of pins required to , adjusted to eliminate the board trace delays required by the RGMII specification . These reduced-pin-count , FEATURES · Eight fully integrated 10BASE-T/100BASE-TX/1000BASE-T Gigabit Ethernet transceivers · RGMII , SGMII, and SerDes MAC interface options · 1-Gbps lineside SerDes with RGMII MAC interface · Fully , cost · Supports copper or fiber in RGMII mode · Low power · <600 mW per port · Advanced power


Original
PDF BCM5478 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 13-micron BCM5478 5478-PB00-R rgmii specification RGMII to SGMII PHY adc crosstalk RGMII to SGMII sgmii specification ieee transistor 5478 sgmii switch SGMII RGMII SGMII single RGMII to SGMII PHY
2001 - RGMII constraints

Abstract: 1.5V RGMII BCM5404 BCM5414 BCM5421 BCM5421S BCM5424 BCM5434
Text: by the RGMII specification . These reduced pin-count interfaces simplify design and lower system , BCM5414 PRODUCT Brief QUAD-PORT GIGABIT COPPER TRANSCEIVER WITH RGMII AND RTBI INTERFACE , -TX/ Ethernet transceivers RTBI and HSTL level RGMII interface options · Fully compliant with IEEE 802.3 , simplifying design · Clock timing can be adjusted to eliminate board trace delays required by the RGMII specification . · Lowers MAC/switch costs by reducing the number of pins required to interface to the PHY


Original
PDF BCM5414 1000BASE-T 10BASE-T/100BASE-TX/ 5414-PB00-D2-11 RGMII constraints 1.5V RGMII BCM5404 BCM5414 BCM5421 BCM5421S BCM5424 BCM5434
2003 - rgmii specification

Abstract: RGMII to SGMII PHY transceiver Broadcom GMII switch RGMII SGMII RGMII to MII BCM5434 BCM5414 BCM5421S RGMII constraints
Text: required by the RGMII specification · Lowers MAC/switch costs by reducing the number of pins required to , clock timing can be adjusted to eliminate the board trace delays required by the RGMII specification , -TX/ Ethernet transceivers · GMII, RGMII , SGMII, and SerDes MAC interface options · 1-Gbps line-side SerDes with GMII/ RGMII MAC interface Fully compliant with IEEE 802.3, 802.3u, and 802.3ab · standards · 0.13-micron CMOS-low-power and cost · Supports copper or fiber in GMII and RGMII modes · Low-power


Original
PDF BCM5464 10/100/1000BASE-T 1000BASE-T 10BASE-T/100BASE-TX/ 13-micron BCM5464 5464-PB06-R-06-13-03 rgmii specification RGMII to SGMII PHY transceiver Broadcom GMII switch RGMII SGMII RGMII to MII BCM5434 BCM5414 BCM5421S RGMII constraints
2002 - BCM5464

Abstract: single RGMII to SGMII PHY RGMII constraints BCM5434 BCM5424 BCM5421S BCM5421 BCM5414 BCM5404 RGMII to SGMII PHY
Text: timing can be adjusted to eliminate the board trace delays required by the RGMII specification . These , transceivers · GMII, RGMII , SGMII and SerDes MAC interface options Fully compliant with · 802.3ab standards , RGMII modes · Low power · Less than 700mW per port · Advanced power management · Trace matched , high density solutions. · Reduced I/O pin requirements with RGMII (over 50%), SGMII (over 75%) and SerDes (over 80%). · Clock timing can be adjusted to eliminate board trace delays required by the RGMII


Original
PDF BCM5464 10/100/1000BASE-T 1000BASE-T 10BASE-T/100BASE-TX/ 700mW 5464-PB01-R-7 BCM5464 single RGMII to SGMII PHY RGMII constraints BCM5434 BCM5424 BCM5421S BCM5421 BCM5414 BCM5404 RGMII to SGMII PHY
2003 - RGMII constraints

Abstract: 1.5V RGMII BCM5414 RGMII BCM5434 BCM5424 BCM5421S BCM5421 BCM5404 Broadcom Ethernet EMI
Text: adjusted to eliminate the board trace delays required by the RGMII specification . These reduced pin-count , BCM5414 PRODUCT Brief ® QUAD-PORT GIGABIT COPPER TRANSCEIVER WITH RGMII AND RTBI , 10BASE-T/100BASE-TX/ Ethernet transceivers RTBI and HSTL level RGMII interface options · Fully , simplifying design · Clock timing can be adjusted to eliminate board trace delays required by the RGMII specification . · Lowers MAC/switch costs by reducing the number of pins required to interface to the PHY


Original
PDF BCM5414 1000BASE-T 10BASE-T/100BASE-TX/ 5414-PB01-R RGMII constraints 1.5V RGMII BCM5414 RGMII BCM5434 BCM5424 BCM5421S BCM5421 BCM5404 Broadcom Ethernet EMI
2001 - RGMII constraints

Abstract: rgmii specification BCM5404 BCM5421 BCM5421S BCM5424 BCM5434 RGMII switch
Text: adjusted to eliminate board trace delays required by the RGMII specification . · Lowers MAC/switch costs , eliminate the board trace delays required by the RGMII specification . These reduced pin-count interfaces , BCM5424 PRODUCT Brief QUAD-PORT GIGABIT COPPER TRANSCEIVER WITH RGMII AND RTBI INTERFACE , · 1000BASE-T Gigabit 10BASE-T/100BASE-TX/ Ethernet transceivers RGMII and RTBI interface options , support, rather than the performance of the end equipment. The BCM5424 supports the RGMII and RTBI


Original
PDF BCM5424 1000BASE-T 10BASE-T/100BASE-TX/ 5424-PB00-R-9 RGMII constraints rgmii specification BCM5404 BCM5421 BCM5421S BCM5424 BCM5434 RGMII switch
2007 - BCM5482S

Abstract: bcm5482 RGMII SGMII sgmii specification ieee RGMII to SGMII sgmii mode sfp RGMII constraints 1000BASE-X sfp 1000BASE-X sfp sgmii 1000BASE-X
Text: · Automatic MDI/MDIX crossover at all speeds required by the RGMII specification . · Enables , trace delays required by the RGMII specification . These reduced-pin-count interfaces simplify design , integrated 10BASE-T/100BASE-TX/1000BASE-T Gigabit Ethernet transceiver · RGMII , SGMII, and SerDes MAC , -micron CMOS-low power and cost · Supports copper or fiber in RGMII mode · Lowers system BOM cost and , required to meet EMI radiation specifications. The BCM5482S supports the RGMII , SGMII, and SerDes MAC


Original
PDF BCM5482S 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 1000BASE-X/100BASE-FX 1000BASE-X 100BASE-FX BCM5482S 5482S-PB00-R bcm5482 RGMII SGMII sgmii specification ieee RGMII to SGMII sgmii mode sfp RGMII constraints 1000BASE-X sfp 1000BASE-X sfp sgmii
2004 - RGMII to SGMII

Abstract: rgmii specification rgmii specification ieee RGMII SGMII BCM5421S BCM5421 BCM5434 BCM5464R BCM5414 BCM5404
Text: the RGMII specification · · Lowers MAC/switch costs by reducing the number of pins required to , RGMII specification . These reduced pin count interfaces simplify design and lower system cost by , FEATURES · Four fully integrated 10BASE-T/100BASE-TX/1000BASE-T Gigabit Ethernet transceivers · RGMII , SGMII, and SerDes MAC interface options · 1-Gbps line-side SerDes with RGMII MAC interface · Fully , Supports copper or fiber in RGMII mode · Low-power · 750 mW per port · Advanced power management ·


Original
PDF BCM5464R 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 13-micron BCM5464R 5464R-PB00-R RGMII to SGMII rgmii specification rgmii specification ieee RGMII SGMII BCM5421S BCM5421 BCM5434 BCM5414 BCM5404
rgmii specification ieee

Abstract: rgmii specification RGMII constraints BCM5424 ieee 1149.1 jtag boundary scan
Text: eliminate board trace delays required by the RGMII specification . · Lowers MAC/switch costs by reducing , BCM5424 PRODUCT Brief ® QUAD-PORT GIGABIT COPPER TRANSCEIVER WITH RGMII AND RTBI INTERFACE B C M 5 4 2 4 S U M M A R Y F E AT U R E S O F B E N E F I T S Four fully integrated · 1000BASE-T Gigabit 10BASE-T/100BASE-TX/ Ethernet transceivers RGMII and RTBI interface options · Fully compliant with IEEE 802.3, 802.3u, and 802.3ab · standards · 0.13 um CMOS - low power


Original
PDF BCM5424 1000BASE-T 10BASE-T/100BASE-TX/ thatcons1000 10/100/1000BASE-T RJ-45s rgmii specification ieee rgmii specification RGMII constraints BCM5424 ieee 1149.1 jtag boundary scan
2008 - RGMII Layout Guide

Abstract: 88E1143 rgmii specification RGMII RGMII switch TCI6486 RGMII phy RGMII trace mils s3mii SN74TVC3306
Text: RGMII specification provides timing information at both the receiver and the transmitter. The user must , The RGMII specification calls for this trace delay to be between 1.5 ns and 2.0 ns. Assuming a trace , RGMII specification . However, in practice, it has been found that in many cases level translation is , . 21 Appendix A TCI6486/C6472 RGMII 1.5-V/1.8-V-to-2.5-V/3.3-V Translation , . RGMII PHY Connectivity Diagram


Original
PDF TMS320C6472/TMS320TCI6486 TMS320TCI6486/TMS320C6472 TCI6486/C6472 TMS320C6472/TMS320TCI6486 RGMII Layout Guide 88E1143 rgmii specification RGMII RGMII switch TCI6486 RGMII phy RGMII trace mils s3mii SN74TVC3306
2004 - BROADCOM 117 BGA

Abstract: Rgmii RJ45 Broadcom 5461 BCM5464 BCM5238 BCM5645 BCM5461 BCM5421S BCM5404 rgmii specification
Text: pin requirements with RGMII (over 50%) · Clock timing can be adjusted to eliminate board trace delays required by the RGMII specification · Provides interoperability with IEEE standard devices operating , Ethernet transceiver GMII, RGMII , RTBI, and MII MAC Interface options On-chip low-voltage regulators , Interface (GMII), the BCM5461 also supports the RGMII and RTBI interfaces. RGMII is a reduced pin-count (12


Original
PDF BCM5461 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 5461-PB04-R BROADCOM 117 BGA Rgmii RJ45 Broadcom 5461 BCM5464 BCM5238 BCM5645 BCM5461 BCM5421S BCM5404 rgmii specification
2006 - BCM5461

Abstract: Broadcom bcm5248 BCM5248 BCM5421 Broadcom 5461 5461-PB05-R BCM5645 BCM5461S BCM5464 RGMII
Text: Simplifies system and board design. - Reduced I/O pin requirements with RGMII (over 50%). - Clock timing can be adjusted to eliminate board trace delays required by the RGMII specification . 128-pin MQFP , BCM5461 ® 10/100/1000BASE-T GIGABIT COPPER TRANSCEIVER SUMMARY OF BENEFITS FEATURES · Fully-integrated 10BASE-T/100BASE-TX/1000BASE-T Gigabit Ethernet transceiver · GMII, RGMII , RTBI, and MII , ), the BCM5461 also supports the RGMII and RTBI interfaces. RGMII is a reduced pin-count (12 versus 25


Original
PDF BCM5461 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T PC99/PC2000. 5461-PB05-R BCM5461 Broadcom bcm5248 BCM5248 BCM5421 Broadcom 5461 5461-PB05-R BCM5645 BCM5461S BCM5464 RGMII
2004 - 5461S

Abstract: BCM5461S rgmii specification BCM5646 BCM5238 5461S-PB05-R BCM5414 BCM5404 Rgmii RJ45 RGMII to SGMII PHY
Text: RGMII specification · · · Flexibility for copper or fiber applications · · · · · , Ethernet transceiver GMII, RGMII , SGMII, SerDes, RTBI and MII MAC Interface options Line-side copper and , Simplifies system and board design · Reduced I/O pin requirements with RGMII (over 50%), SGMII (over 75 , specifications. The BCM5461S supports GMII, RGMII , SGMII, SerDes, TBI, RTBI, and MII MAC interfaces. A unique


Original
PDF BCM5461S 10/100/1000BASE-T 10BASE-T/100BASE-TX/1000BASE-T 5461S-PB05-R 5461S BCM5461S rgmii specification BCM5646 BCM5238 5461S-PB05-R BCM5414 BCM5404 Rgmii RJ45 RGMII to SGMII PHY
Supplyframe Tracking Pixel