The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC1540CIMS8#PBF Linear Technology IC COMPARATOR, 16000 uV OFFSET-MAX, 70000 ns RESPONSE TIME, PDSO8, PLASTIC, MSOP-8, Comparator
RH119MJ#PBF Linear Technology IC DUAL COMPARATOR, 8000 uV OFFSET-MAX, 200 ns RESPONSE TIME, CDIP14, CERDIP-14, Comparator
RH1011MJ8 Linear Technology IC COMPARATOR, 4000 uV OFFSET-MAX, 250 ns RESPONSE TIME, CDIP8, CERDIP-8, Comparator
RH1011MW Linear Technology IC COMPARATOR, 4000 uV OFFSET-MAX, 250 ns RESPONSE TIME, CDFP10, CERPACK-10, Comparator
LT311J8 Linear Technology IC COMPARATOR, 10000 uV OFFSET-MAX, 200 ns RESPONSE TIME, CDIP8, CERDIP-8, Comparator
RH111MJ8#PBF Linear Technology IC COMPARATOR, 4000 uV OFFSET-MAX, 200 ns RESPONSE TIME, CDIP8, CERDIP-8, Comparator

real-time decoding Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2007 - 96x64

Abstract: IPTV STB
Text: · Real-time decoding of multiple streams only limited by frequency. · Error detection and , (VD_PSPA) Real-time decoding of multiple streams only limited by frequency For example: · Six , flexible error handling and a robust and error tolerant decoding control · Decoding of Packetized , incoming video bit stream for synchronization and decoding . This stream has a multilayer syntax. On , 100 clock cycles without impact on the decoding performance. M2VD-2HL Gate Count and RAM Size


Original
PDF 1080p 1080i 64x32 2x64x32 128x26 2x64x12 32x34 96x36 96x64 M14x4 96x64 IPTV STB
2007 - 96x64

Abstract: No abstract text available
Text: -1 constrained parameter set · Support of all ATSC and DVB HDTV formats · Real-time decoding of multiple , libraries M2VD-2HL Real-time decoding of multiple streams only limited by frequency For example , of a flexible error handling and a robust and error tolerant decoding control · Decoding of , scans the incoming video bit stream for synchronization and decoding . This stream has a multilayer , read port copes with pipelined latencies of more than 100 clock cycles without impact on the decoding


Original
PDF 1080p 1080i SiI-PB-1010 96x64
2006 - bcm70010

Abstract: NV12 ycbcr to ycbcr 720P h.264 decoder BCM970010 SMPTE 1080p level a H.264 h.264 avc 421M-2006
Text: -1/MPEG-2 decoder solution capable of full HD real-time decoding . The high performance and lowpower , three with a 40 Mbps maximum encoded bit-rate restriction. · Supports simple and main profile decoding , CAVLC entropy decoding · Field/frame and picture adaptive decoding · Macroblock adaptive field/frame decoding · All intrablock and interblock sizes · Supports simple and main profile decoding MPEG-2 ·


Original
PDF BCM70010 264/AVC 1080i, BCM970010NB BCM970010PQ BCM970010IC bcm70010 NV12 ycbcr to ycbcr 720P h.264 decoder BCM970010 SMPTE 1080p level a H.264 h.264 avc 421M-2006
2004 - Not Available

Abstract: No abstract text available
Text: capable of full HD realtime decoding . Broadcom’s H.264 Compression Advantage™ architecture provides , €¢ Multi-standard video decoding support for: • • • • • • • • • • • â , €¢ AVC MP@L4.1 1080i for Blu-Ray and HD DVD Multi-standard audio decoding • MPEG2 AAC-LC- Stereo and , €¢ Dolby® Digital Plus • Dolby Digital Plus to Dolby Digital transcode Dual-stream decoding with , compatibility with existing media can be maintained. The BCM7411 supports the following decoding operations: 1


Original
PDF BCM7411 1080i 1080i BCM7411 7411-PB02-R
2005 - Not Available

Abstract: No abstract text available
Text: BCM7411 is a dual-channel AVC/VC-1/MPEG-2 decoder chip capable of full HD real-time decoding . VC , €¢ Multi-standard video decoding support for: • • • • • • • • • • • â , 1080i • AVC HP@L4.1 1080i for Blu-Ray and HD DVD • VC-1 AP@L3 1080i Multi-standard audio decoding , Digital transcode Dual-stream decoding with independent program clock reference (PCR) clock recovery , decoding operations: • • 1 HD (MPEG-2, H.264 or VC-1) in real-time 2 SD streams (MPEG-2, H.264 or


Original
PDF BCM7411 1080i 1080i 336-pin 7411-PB05-R
2005 - block diagram of decoder of h.264

Abstract: mpeg2 hd decoder chip diagram Broadcom BCM7411 BCM7411 BCM7038 package h.264 BT656 BCM7038 h.264 decoder full hd video processor
Text: . The BCM7411 is a dual-channel AVC/MPEG-2 decoder chip capable of full HD realtime decoding . Broadcom , video decoding support for: · · · · · · · · · · · · MPEG-2 MP@ML · MPEG-2 MP@HL , HD DVD Multi-standard audio decoding · MPEG2 AAC-LC- Stereo and 5.1 · MPEG4 AAC HE (High Quality , to Dolby Digital transcode Dual-stream decoding with independent program clock reference (PCR , maintained. The BCM7411 supports the following decoding operations: 1 HD (MPEG-2 or H.264) in real-time 2


Original
PDF BCM7411 1080i 1080i BCM7038 BCM7411 7411-PB03-R block diagram of decoder of h.264 mpeg2 hd decoder chip diagram Broadcom BCM7411 BCM7038 package h.264 BT656 BCM7038 h.264 decoder full hd video processor
1995 - SAA7131

Abstract: ISO11172 72482 Philips SAA713
Text: successful desk-top-video chip-set. Featuring real-time decoding of MPEG1 compressed video at data rates up to 5 Mbit/s, coupled with full decoding and synchronization of MPEG audio data, the SAA7131 is a , decoding of high-resolution (704 x 480 pixel) still pictures. To achieve the real-time synchronization , after decoding . All these buffers are implemented with a single 4-Mbit DRAM which is accessed and


Original
PDF IC-255 SAA7131 SAA7131 ISO11172 72482 Philips SAA713
2007 - BCM7411

Abstract: broadcom mips BCM7038 package Broadcom BCM7411 BCM7038 block diagram of decoder of h.264 h.264 decoder h.264 cavlc BCM70 H.264 video over ip
Text: . The BCM7411 is an AVC/VC-1/MPEG-2 decoder chip capable of full HD real-time decoding . Broadcom's H , BCM7411 ® AVC/VC-1/MPEG HIGH-DEFINITION DECODER FEATURES · Multi-standard video decoding , AVC HP@L4.1 1080i for Blu-Ray and HD DVD · VC-1 AP@L3 1080i · Multi-standard audio decoding · MPEG2 , depending on the preferred application, and parses the incoming video, audio, and private data for decoding , , and P slices CABAC and CAVLC entropy decoding Field/frame and picture adaptive decoding Macroblock


Original
PDF BCM7411 1080i 1080i BCM7038 336-pin 7411-PB07-R BCM7411 broadcom mips BCM7038 package Broadcom BCM7411 BCM7038 block diagram of decoder of h.264 h.264 decoder h.264 cavlc BCM70 H.264 video over ip
2006 - PNG decoder HW Chip

Abstract: block diagram of decoder of h.264 BCM7412 mpeg2 hd decoder chip diagram H.264 transport Stream demux video motion jpeg spi BCM7038 package Broadcom BCM7412 BCM7038 H.264 video over ip
Text: -1/MPEG-2 decoder chip capable of full HD real-time decoding . Broadcom's H.264 Compression AdvantageTM , · Multi-standard video decoding support for: · · · · · · · · · · · · · · MPEG , decoding · MPEG2 AAC-LC- Stereo and 5.1 · MPEG4 AAC HE (High Quality)-Stereo (level 2) and 5.1 (level 4 , decoding Field/frame and picture adaptive decoding Macroblock adaptive field/frame decoding All , parses the incoming video, audio, and private data for decoding . The BCM7412 monitors PCR information in


Original
PDF BCM7412 1080i 1080i BCM7038 336-pin 7412-PB00-R PNG decoder HW Chip block diagram of decoder of h.264 BCM7412 mpeg2 hd decoder chip diagram H.264 transport Stream demux video motion jpeg spi BCM7038 package Broadcom BCM7412 BCM7038 H.264 video over ip
2007 - bcm70010

Abstract: BCM70012 BCM970012PQ BCM970012IC BCM970012IC-ExpressCard BCM7001 BCM970012NB BCM970012 h.264 decoder 421M-2006
Text: definition video decoding · BCM70012 interfaces the BCM70010 with PCI Express (PCIeTM) and performs the media security tasks. · Multistandard high definition video decoding in the following formats: · H , disks. The chipset is a single-stream HD AVC/VC-1/MPEG-2 decoder solution capable of full HD real-time decoding . The high performance and low power consumption of the solution allow reduced CPU utilization , -Mbps maximum encoded bit-rate restriction. · Supports Simple and Main profile decoding H.264 · Complies


Original
PDF BCM70010/BCM70012 BCM70010 BCM70012 264/AVC 1080i, BCM970012PQ BCM970012IC BCM970012IC-ExpressCard BCM7001 BCM970012NB BCM970012 h.264 decoder 421M-2006
2008 - BCM70012

Abstract: h.264 decoder NV12 broadcom security processor full HD video h.264 h.264 avc 421M-2006
Text: real-time decoding . The high performance and low power consumption of the solution allow reduced CPU , multistandard high definition video decoding - BCM70012 interfaces the BCM70010 with PCI Express (PCIeTM) and performs the media security tasks. · Multistandard high definition video decoding in the following , CAVLC entropy decoding · Field/frame and picture adaptive decoding · Macroblock adaptive field/frame decoding · All intrablock and interblock sizes · Supports Simple and Main Profile decoding MPEG-2 ·


Original
PDF BCM70010/BCM70012 PCs/x86 264/MPEG-4 BCM70010 BCM70012 264/AVC 421M-2006 h.264 decoder NV12 broadcom security processor full HD video h.264 h.264 avc
2007 - Not Available

Abstract: No abstract text available
Text: chipset is a single stream HD AVC/VC-1/MPEG-2 decoder solution capable of full HD real-time decoding . The , maximum encoded bit-rate restriction. • Supports simple and main profile decoding H.264 â , entropy decoding • Field/frame and picture adaptive decoding • Macroblock adaptive field/frame decoding • All intrablock and interblock sizes • Supports simple and main profile decoding MPEG-2 â


Original
PDF BCM70010/BCM70012 264/AVC 1080i, BCM970012NBâ BCM970012PQâ BCM970012ICâ 70012-PB00-R05/18/07
1998 - MD14 package

Abstract: LC82220 QIP128E microcontroller bus system "test bus" CCD12 BY330 CTLD4 real-time decoding
Text: ] Functions · · · · · · · · · · · · · Support for JPEG format Real-time decoding of , capable of decoding JPEG bitstreams of SIF resolution with a picture rate of 30 frames/sec. The digital , decoding function is realised with the LC82220, a standard 8-bit or 16-bit microcontroller and a bank of


Original
PDF LC82220 LC82220 LC82220, 16-bit MD14 package QIP128E microcontroller bus system "test bus" CCD12 BY330 CTLD4 real-time decoding
2001 - Celoxica

Abstract: No abstract text available
Text: , it required only an 8 MHz clock to perform real-time decoding . The MMT developers believe they can


Original
PDF XCV1000 XCV1000, XCV1000. Celoxica
2006 - All mobile ic code image

Abstract: MIPI HSI MIPI HSI datasheet Rotary Encoder Key Scan I2C Rotary Encoder Interface MIPI dbi MIPI LCD mipi dbi lcd panel H.264 encoder MIPI CAMERA
Text: STn8815 Nomadik mobile multimedia application processor Data Brief Nomadik is a registered trademark of STMicroelectronics Smart video accelerator ­ MPEG-4 SP real-time encoding/ decoding up to SDTV 30 fps ­ H.264/AVC real-time decoding up to VGA 30 fps and encoding up to VGA 15 fps ­ JPEG encode up to 30 Mpixel/s, ­ Ultra low-power implementation Smart audio accelerator ­ , 4/8 A smart video accelerator for SDTV video encoding and decoding , with MIPI and SMIA camera


Original
PDF STn8815 264/AVC ARM926EJ® 32-bit 16-Kbyte 128-Kbyte 16-bit All mobile ic code image MIPI HSI MIPI HSI datasheet Rotary Encoder Key Scan I2C Rotary Encoder Interface MIPI dbi MIPI LCD mipi dbi lcd panel H.264 encoder MIPI CAMERA
2008 - keypad encoder

Abstract: LCD MIPI PANEL sharp MIPI HSI STN8815P14 autofocus camera module raw AOC018 CCIR 656 dsp mipi wm9 05 H.264 encoder chip JESD97
Text: Smart video accelerator ­ MPEG-4 SP real-time encoding/ decoding up to SDTV 30 fps ­ H.264/AVC real-time decoding up to VGA 30 fps and encoding up to VGA 15 fps ­ WM9/VC-1 encode/decode support ­ JPEG , Smart video accelerator ­ ­ H.264/AVC real-time decoding up to VGA 30 fps and encoding up to VGA 15 , Mpixel/s ­ MPEG-4 SP real-time encoding/ decoding up to SDTV 30 fps Ultra low-power , platform are: A smart video accelerator for SDTV video encoding and decoding , with MIPI and SMIA


Original
PDF
2008 - MIPI HSI

Abstract: smia camera sony cmos sensor roadmap nor flash controller 5-Mpixel autofocus camera module CCIR 656 dsp mipi sharp CMOS Camera Module processor LCD MIPI PANEL sharp STN8815D0P14H11E NOMADIK
Text: -4 SP real-time encoding/ decoding up to SDTV 30 fps ­ H.264/AVC real-time decoding up to VGA 30 fps , real-time decoding up to VGA 30 fps and encoding up to VGA 15 fps ­ WM9/VC-1 encode/decode support , / decoding up to SDTV 30 fps Ultra low-power implementation Smart audio accelerator ­ Extensive , main features of the platform are: A smart video accelerator for SDTV video encoding and decoding , baseline profile level 3 decoding up to VGA 30 fps. H.264/AVC baseline profile level 2.2 encoding up


Original
PDF STn8815P14 STn8815 16-bit MIPI HSI smia camera sony cmos sensor roadmap nor flash controller 5-Mpixel autofocus camera module CCIR 656 dsp mipi sharp CMOS Camera Module processor LCD MIPI PANEL sharp STN8815D0P14H11E NOMADIK
osd bitmap

Abstract: colour tv chroma section stt3500 5261 display 10 pin picture in picture chip DD12 DD11 DD10 D040 SGS microcontroller
Text: bandwiath required for real-time decoding . Hyper-page-mode DRAM: 512K X 32 Start Code Detection Automatic , DECODER ■SINGLE CHIP COMBINING THE DECODING FUNCTIONS OF THE ST13500A VIDEO DECODER AND THE STà , processing, a complete audio/video decoder system can be constructed. The video decoding section is , DRAM interface capable of supporting synchronous and hyper-page-mode DRAMs. The audio decoding section , . For the decoding of MP<§>ML sequences, 16 Mbits of memory are required. An 8-Mbit mode is also


OCR Scan
PDF ST13500A 16-CO PQFP16Q 0DL1243 4fc570 osd bitmap colour tv chroma section stt3500 5261 display 10 pin picture in picture chip DD12 DD11 DD10 D040 SGS microcontroller
Not Available

Abstract: No abstract text available
Text: constrained by the memory bandwiath required for real-time decoding . - , complete audio/video decoder system can be constructed. The video decoding section is functionally , interface capable of supporting synchronous and hyper-page-mode DRAMs. The audio decoding section is , data. For the decoding of MP@ML sequences, 16 Mbits of memory are required. An 8-Mbit mode is also available for the decoding of less demanding sequences. The video interface outputs digital video in 8


OCR Scan
PDF ST13500A PMPQF160EPS 00bl243
sunplus SPCA

Abstract: SPCP751A sunplus usb player circuit diagram SPCA751A-P101 sunplus USB SPCA real-time decoding audio adc i2s audio compression layer 2 stereo amplifier of the low frequency adc
Text: the decoded data, too long a SCLK1 period makes the real-time decoding impossible. 4 , optimized for MPEG audio decoding and voice recording. It is developed to achieve a better performance/cost , system controller can easily carry out the MPEG audio decoding process by the use of a general serial IO , MPEG audio decoding and speech/audio recording. SPCA751A decodes the encoded MPEG audio data , host processor can also check the status of decoding process by the use of this interface. Refer to


Original
PDF SPCA751A-P101 SPCA751A 10-bit sunplus SPCA SPCP751A sunplus usb player circuit diagram SPCA751A-P101 sunplus USB SPCA real-time decoding audio adc i2s audio compression layer 2 stereo amplifier of the low frequency adc
2002 - transport Stream demux

Abstract: CS6804 Led matrix 8x8 iso 13818-2 decoder DVB-T dvb-c top set box IN 4001 diode picture real-time decoding MPEG-2 Decoder SoC DVB-T with SDRAM pin diagram of 2 to 4 decoder
Text: applications requiring simultaneous real-time decoding and display of multiple video streams. The CS6652 and , :2P@HL High performance solution for high data rate MPEG-2 decoding - Supports input bit , intensive video decoding Simplifies system architecture to reduce overall HW/SW coverification period , display of the picture. To meet the high bandwidth requirements of the simultaneous decoding and display , elementary stream which the core is currently accepting and decoding via ES_Data. This signal may be used to


Original
PDF CS6652/54 CS6652/CS6654 CS6652 CS6654 ISO/IEC11172-2 CS6654 DS6652/54 transport Stream demux CS6804 Led matrix 8x8 iso 13818-2 decoder DVB-T dvb-c top set box IN 4001 diode picture real-time decoding MPEG-2 Decoder SoC DVB-T with SDRAM pin diagram of 2 to 4 decoder
a7710

Abstract: videoflow samsung image signal processor ARRAY MICROSYSTEMS QCIF samsung real-time decoding GG317 H.261 encoder chip
Text: -1, JPEG, and H.261 standards for both video encoding and decoding . For encoding, users can connect their own analog video to the board and store compressed video to disk in real-time . Decoding demonstrations , being transmitted) and decoding multiple received bit streams. Also, for MPEG-1 multimedia applications , -1 decoding . Furthermore, the ability of the KS0143 chip to real-time JPEG encode or decode the large image


OCR Scan
PDF KS0143 KS0143 KS0144 a7710 videoflow samsung image signal processor ARRAY MICROSYSTEMS QCIF samsung real-time decoding GG317 H.261 encoder chip
ARRAY MICROSYSTEMS

Abstract: H.261 encoder chip S0020-0 videoflow H.261 codec chip XAD10 QCIF samsung XAD22
Text: being transmitted) and decoding multiple received bit streams. Also, for MPEG-1 multimedia applications , -1 decoding . Furthermore, the ability of the KS0143 chip to real-time JPEG encode or decode the large image , of the MPEG-1, JPEG, and H.261 standards for both video encoding and decoding . For encoding, users can connect their own analog video to the board and store compressed video to disk in real-time . Decoding demonstrations can read compressed video from either disk or CD-ROM and display the results on a


OCR Scan
PDF KS0144 KS0144 KS0143 KS0144s 71b4142 0D311D1 ARRAY MICROSYSTEMS H.261 encoder chip S0020-0 videoflow H.261 codec chip XAD10 QCIF samsung XAD22
BPSK baseband demodulation matlab

Abstract: MAX2769 matlab code for vlsi NMEA 0183 protocol GPS Maxim MAX2769 costas loop cdma user equipment receiver "tracking loop" adc matlab code GPS chip max2769 APP4237
Text: performance to meet the real-time decoding needs of software GPS receivers. On a 1GHz Pentium® M system, the , transfers raw recovered data to the PC host, which executes the baseband decoding in software, thus , , Inc., 2004). 3. For the decoding of navigation messages and position calculations, refer to Bao-Yen


Original
PDF com/an4237 MAX2769: AN4237, APP4237, Appnote4237, BPSK baseband demodulation matlab MAX2769 matlab code for vlsi NMEA 0183 protocol GPS Maxim MAX2769 costas loop cdma user equipment receiver "tracking loop" adc matlab code GPS chip max2769 APP4237
altera de2 board sd card

Abstract: de2 video image processing altera TV Remote controlled home appliance circuit vga connector de2 using NIOS television internal parts block diagram ADV7181 infrared remote control ON/OFF switch application Altera DE2 Board Using Cyclone II FPGA Circuit altera de2 board audio CODEC kingston sd
Text: real-time decoding , network communications, video-on-demand, and conditional access of the video code , ITU-R656 standard. Then, the signals are sent to the FPGA internal video decoding module, which converts , includes the video decoding module, video processing module, video buffer module, picture buffer module , (Output Video Stream 16:9 Video) Input Video Stream Video Decoding Module RGB Video Stream , design. Video Decoding Module The video decoding module decodes NTSC video, converting from YCbCr to


Original
PDF
Supplyframe Tracking Pixel