The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC6905MPS5#TR Linear Technology IC PLL FREQUENCY SYNTHESIZER, PDSO5, PLASTIC, SOT-23, 5 PIN, PLL or Frequency Synthesis Circuit
LTC6905MPS5#TRM Linear Technology IC PLL FREQUENCY SYNTHESIZER, PDSO5, PLASTIC, SOT-23, 5 PIN, PLL or Frequency Synthesis Circuit
LT1310EMSE Linear Technology LT1310 - 1.5A Boost DC/DC Converter with Phase-Locked Loop; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LTM4601AIV#PBF-ES-WP Linear Technology LTM4601 - 12A DC/DC µModules with PLL, Output Tracking and Margining; Package: LGA; Pins: 133; Temperature: I
LT1310EMSE#TR Linear Technology LT1310 - 1.5A Boost DC/DC Converter with Phase-Locked Loop; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT1310EMSE#TRPBF Linear Technology LT1310 - 1.5A Boost DC/DC Converter with Phase-Locked Loop; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C

pll 4046 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
cd 4046 pll

Abstract: wj-6d pll 4046 HEF4059 HEF4060 HEF4023B HEF4094 4047 a stable multivibrator HEF4007UB hef4751
Text: January 1995 FUNCTIONAL DIAGRAMS/ IEC SYM BOLS HEF4046B 4 PLL 4046 K -3 - COMP CX SIGN


OCR Scan
PDF HEF4000B HEF4001B HEF4001UB 1Z69SSI. HEF4002B HEF4006B HEF40240B HEF40244B HEF40373B HEF40374B cd 4046 pll wj-6d pll 4046 HEF4059 HEF4060 HEF4023B HEF4094 4047 a stable multivibrator HEF4007UB hef4751
4046 PLL Designers Guide

Abstract: 4046 vco 4046 as FM demodulator ic 4046 CI 4046 4046B 4046 loop filter 4046 self bias amplifier HCF4046BF 4046 Frequency synthesizer
Text: VCO to oscillate at the center frequency (fQ). The frequency range of input signals on which the PLL , which thé PLL can acquire lock (capture range) is dependent on the low-pass-filter characteristics, and can be made as large as the lock range. Phase-comparator I enables a PLL system to remain in lock in , comparator inputs are not important since positive transitions control the PLL system utilizing this type of , input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to


OCR Scan
PDF I-7iaia37 T-50-17 4046 PLL Designers Guide 4046 vco 4046 as FM demodulator ic 4046 CI 4046 4046B 4046 loop filter 4046 self bias amplifier HCF4046BF 4046 Frequency synthesizer
4046 as FM demodulator

Abstract: fm MODULATOR 4046 4046 loop filter PLL WITH VCO 4046 4046 application note pll demodulator 4046 application note vco pll fm MODULATOR 4046 4046 application note pll 4046 vco fm DEMODULATOR 4046
Text: Diagrams T L /F /1 1675-21 FIGURE 5. PLL State Tables 5-12 b501122 0063775 621 4046 , 4046 National Semiconductor 74VHC4046 CMOS Phase Lock Loop General Description The , VCO input without loading down modifying the characteristics of the PLL filter. Features Low , 4046 Absolute Maximum Ratings (Notes 1 & 2) Supply Voltage (Vc c) DC Input Voltage (Vim) DC Output , ,501122 0Clfl37bfl b ll 4046 AC Electrical Characteristics v c c = 2 .o to 6 .o v ,c L = 5 0


OCR Scan
PDF 74VHC4046 CD4046 b501122 4046 as FM demodulator fm MODULATOR 4046 4046 loop filter PLL WITH VCO 4046 4046 application note pll demodulator 4046 application note vco pll fm MODULATOR 4046 4046 application note pll 4046 vco fm DEMODULATOR 4046
fm MODULATOR 4046

Abstract: 4046 as FM demodulator 4046 application note pll pll fm MODULATOR 4046 4046 application note pll demodulator 4046 application note pll philips 4046 vco 4046 IC 4046 application note vco HEF4046
Text: phase-locked loop ( PLL ) feedback system was explored through the characterisation of the Philips HEF4046B , the 4046 were tested, recording waveform and transfer characteristics at 100 kHz, using a dual-phase shift test circuit. In conjunction with the 4046 's voltage-controlled oscillator (VCO)(studied for an output of =0 to >1Mhz), basic closed-loop PLL operation was achieved for 42-112 kHz logic signals. All , transient responses and operation range. Although advanced PLL stability and filter characteristics were


Original
PDF HEF4046B Hz204 fm MODULATOR 4046 4046 as FM demodulator 4046 application note pll pll fm MODULATOR 4046 4046 application note pll demodulator 4046 application note pll philips 4046 vco 4046 IC 4046 application note vco HEF4046
Not Available

Abstract: No abstract text available
Text: Phase-Locked Loop ( PLL ) consists o f a lo w power, linear voltage-controlled oscillator (VCO) and tw o d iffe , 2) ( P IN 9 ) F IL T E R i r L m im 4046 B Fig.(c) - Typical waveforms fo r , NUM BERS: HCC 4046 BD fo r dual in -lin e ceramic package HCC 4046 BF fo r dual in -lin e ceramic package, f r it seal HCC 4046 BK fo r ceramic fla t package HCF 4046 BE fo r dual in -lin e plastic package HCF 4046 BF fo r dual in -lin e ceramic package, f r it seal p RECOMMENDED OPERATING


OCR Scan
PDF
2000 - MSP50C6xx

Abstract: MSP50C604 SPSU014 C604 P614
Text: ­1 C­6 Table 1 X2 (Pin#13) B­8 Table B­1 PLL PLL (Pin#15) B­8 Table B , PLL Filter PLL 0x14 RTOTRIM Register 0x2F OSC Reference OSCOUT 0x10 C port I/0 , ] name src MULR Clock, clk {adrs} Word, w With RPT, clk Table 4­0­46 Table 4­0­46


Original
PDF MSP50C6xx SPSU014, MSP50C604 SPSU014 C604 P614
1997 - 16888

Abstract: siemens c45 TDA 16888 ic 4046 Siemens R58 4046 loop filter PLL WITH VCO 4046 4046 vco 4046 application circuits 4046 IC circuit diagram
Text: Frequency by a Phase-Locked Loop ( PLL ) The switching frequency of the Power Factor- and PWM controller , PLL-CMOS-IC 4046 . 12 5V 0.1 A L75 + 3 C84 R 79 -12 V 0.2 A 1 VREF = 7.5 V 2 3 R , R 58 16 R 52 C44 15 V 1A L72 + R 53 R 55 D25 4046 L73 C48 R 56 Q6 195 V 0.3 A 5 2 Figure 10 Synchronisation Circuitry of TDA 16888 with PLL R 20A , the TDA 16888. Generally the 4046 controls the output current of Pin 16, which allows to set-up the


Original
PDF
4046 application note pll

Abstract: 4046 application note pll philips 4046 application note philips pll 4046 4046 phase locked loop circuit application note pll 4046
Text: 2.517482M H z clock are selected. The use of an external PLL (the HC 4046 ) along with optim ized loop , to external sync application that uses an external PLL to gen era te a clock that is optim ized for


OCR Scan
PDF SAA1101 517482M 4046 application note pll 4046 application note pll philips 4046 application note philips pll 4046 4046 phase locked loop circuit application note pll 4046
4093 BP

Abstract: cd 4093 equivalent V40098D V40511D 4017 BP 40511 MC 4011 BCP MC 4093 ci 4093 equivalent ZUD 132
Text: 4028 D V 4029 D V 4030 D V 4034 D V 4035 D V 4042 V 4044 V 4046 V 4048 V 4050 V4051 V 4066 V 4093 D D D , 0 3 - 0 10 0 4 -0 1 1 7 0- P/S b-o 15 302 c p V 4046 D PLL-Schaltung , PLL PCP n f ÜJUdd pcpi E Üliz ¡3 o e icE ovE VE E c x i E cx 2 E Uss E is , 4035 D V 4042 D V 4044 D V 4046 D V 4048 D V 4050 D V4051 D V 4066 D V 4093 D V 40098D V 40511D V 4520 , BCN CD 4035 BCN CD 4042 BCN CD 4044 BCN CD 4046 BCN CD 4048 BCN CD 4050 BCN CD 4051 BCN CD 4066 BCN CD


OCR Scan
PDF V4001 V4011 V4015D V4017D V4019D V4051 4093 BP cd 4093 equivalent V40098D V40511D 4017 BP 40511 MC 4011 BCP MC 4093 ci 4093 equivalent ZUD 132
4046 application note 9398 649 90011

Abstract: "9398 649 90011" 9398 961 10061 9398 649 90011 "9398 961 10061" 4046 application note pll philips 4046 application note pll 4046 application note 9398 74HCT9046A APPLICATION NOTE 4046 application note pll demodulator
Text: Philips Semiconductors Preliminary Specification PLL with bandgap controlled VCO , Septem ber 1993 1311 Philips Sem iconductors Prelim inary Specification PLL with bandgap , o PC2 0U T - 13 3 - 14 - 6 COMP, n S,G IN CX CX RX RX RB VCO INH 0 PLL 9046A PC1/PCP PC2 - , Preliminary Specification PLL with bandgap controlled VCO 74HCT9046A Septem ber 1993 1313 Philips Semiconductors Preliminary Specification PLL with bandgap controlled VCO 74HCT9046A


OCR Scan
PDF 74HCT9046A 4046 application note 9398 649 90011 "9398 649 90011" 9398 961 10061 9398 649 90011 "9398 961 10061" 4046 application note pll philips 4046 application note pll 4046 application note 9398 74HCT9046A APPLICATION NOTE 4046 application note pll demodulator
disadvantages of monostable multivibrator

Abstract: how to bistable multivibrator work 4046 application note pll Analog-Digital Conversion Handbook AD654 Gardner asynchronous VFC application note pll 4046 CMOS 4000 series AD650
Text: phase-locked loop ( PLL ), which uses a VFC (of either type) as its oscillator. The basic principle of the first , not possible to optimize ripple and settling time separately. To do this we must use a PLL . FREQUENCY , phase-locked-loop FVC illustrated differs from any other PLL in only one respect: the voltage-controlled oscillator of the normal PLL , which must be monotonic but not necessarily linear, has been replaced by a VFC , frequency. Designing PLL systems is beyond the scope of this discussion,1 but if a 4000-series CMOS PLL


OCR Scan
PDF AN-361 disadvantages of monostable multivibrator how to bistable multivibrator work 4046 application note pll Analog-Digital Conversion Handbook AD654 Gardner asynchronous VFC application note pll 4046 CMOS 4000 series AD650
2007 - 4046 application note pll

Abstract: MC14046 application MC14046 application note pll 4046 4046 application note vco PLL WITH VCO 4046 ic 4046 pll 4046 vco 4046 IC circuit diagram ic 4046
Text: internally divided to provide a one second clock. The RTC does not accept a 60Hz clock, so a PLL is needed , , so it needs to be divided down to a common factor before entering the PLL . A block diagram is shown , as a reference clock, divides down to 4.0Hz for the PLL input, and outputs the 32.768kHz clock. The RTC uses that clock and divides it down to 4.0Hz internally as the error clock for the PLL phase , yield a reliable clock signal, providing the consistent rising edge required for the PLL . 60Hz Clock


Original
PDF AN1342 20ppm 100ppm 4046 application note pll MC14046 application MC14046 application note pll 4046 4046 application note vco PLL WITH VCO 4046 ic 4046 pll 4046 vco 4046 IC circuit diagram ic 4046
digital cross connect

Abstract: 7486 motorola single stage grooming pll 4046
Text: type of processors · Optionally generates 77.76 Mhz clock for internal operation using internal PLL , products mentioned are the trademarks of their respective owners. Paxonet Communications 4046 Clipper


Original
PDF Viti-48 STS-12/STM-4 x-200 digital cross connect 7486 motorola single stage grooming pll 4046
pll fm MODULATOR 4046

Abstract: fm MODULATOR 4046 4046 application note vco 4046 application note pll demodulator 4046 loop filter 4046 Phase Locked VHC4046 ic 4046 pll TRANSISTOR 1pz
Text: 4046 CM O S Phase Lock Loop General Description The VHC4046 is a low power phase lock loop utilizing , down modifying the characteristics of the PLL filter. Features Low dynamic power consumption: (VCC , range of the PLL is offset above 0Hz and the gain (Volts/rad.) does not change. In general, when offset , order to achieve lock, when the PLL input frequency increases the VCO input voltage must increase and , way as to force the PLL into lock with 0 phase difference between the VCO out put and the signal input


OCR Scan
PDF 74VHC4046 VHC4046 pll fm MODULATOR 4046 fm MODULATOR 4046 4046 application note vco 4046 application note pll demodulator 4046 loop filter 4046 Phase Locked ic 4046 pll TRANSISTOR 1pz
74hc161 application notes

Abstract: MC14046 application 4046 application note pll PLL CD4046 application 74HC4046 application note CD4046 application note CD4046 CD4046 pll application note 4046 analog IC MC14046
Text: loops (PLLs) for SCF clocks is easier than for other PLL applications. SCF clock frequencies also allow use of the ubiquitous 4046 divider. This venerable CMOS IC (CD4046, MC14046, 74HC4046, etc.) is , of an external divider completes the PLL . PLL design is further simplified by the availability of


Original
PDF com/an724 AN724, APP724, Appnote724, 74hc161 application notes MC14046 application 4046 application note pll PLL CD4046 application 74HC4046 application note CD4046 application note CD4046 CD4046 pll application note 4046 analog IC MC14046
4046 application note 9398

Abstract: 4046 application note pll 4046 application note 9398 649 90011 4046 as FM demodulator 4046 PLL Designers Guide PLL WITH VCO 4046 4046 application note pll philips 4046 vco Zero-Crossing Trigger-Phase Control Circuit Dim 4046 application note philips
Text: Specification PLL with bandgap controlled VCO 74HCT9046A FEATURES • Low power consumption • Centre , Qb2 «PHIN Philips Semiconductors Preliminary Specification PLL with bandgap controiled VCO , . ® pll 9046a 3 — compin pcl/pcp 14 — sig IN pc2 6 -*- cx 7 cx 11 rx 12 , Specification PLL with bandgap controlled VCO 74HCT9046A CI Hh cla R2 Rl Clp vco out comp, sig i v , Specification PLL with bandgap controlled VCO 74HCT9046A September 1993 1314 PHILIPS INTERNATIONAL b5E Â


OCR Scan
PDF 74HCT9046A 4046 application note 9398 4046 application note pll 4046 application note 9398 649 90011 4046 as FM demodulator 4046 PLL Designers Guide PLL WITH VCO 4046 4046 application note pll philips 4046 vco Zero-Crossing Trigger-Phase Control Circuit Dim 4046 application note philips
2001 - Not Available

Abstract: No abstract text available
Text: SAW clock (VCSC) designed for phase-locked loop ( PLL ) applications in optical data communications , range. This allows a PLL based on the OP4005B to be designed with a well-controlled loop bandwidth and , /div 40.46 ns Figure 5 Output DC Voltage Configurability - the OP4005B differential outputs , loop filter in a OP4005B PLL will be less than 50 Hz, as discussed in the example OP4005B PLL , Optical Timing Clock PLL for Generating a High Stability, Low Jitter OC-12 Clock +Vcc External


Original
PDF OP4005B OP4005B OP4005B-091101
2001 - 4046 application note pll

Abstract: 4046 pll
Text: is a voltage-controlled SAW clock (VCSC) designed for phase-locked loop ( PLL ) applications in optical , stability over the OP4005B's full operating temperature and supply voltage range. This allows a PLL based on , ns 500 ps/div 40.46 ns Figure 5 Output DC Voltage Configurability - the OP4005B differential , OP4005B PLL will be less than 50 Hz, as discussed in the example OP4005B PLL application section below , 622.08 MHz Optical Timing Clock PLL for Generating a High Stability, Low Jitter OC-12 Clock +Vcc


Original
PDF OP4005B OP4005B-082901 4046 application note pll 4046 pll
2001 - 74HC-HCT-HCMOS Logic Family Specifications

Abstract: 74HC-HCT-HCMOS Logic Package Information 74HC-HCT4046A PLL WITH VCO 4046 74HC-HCT-HCMOS Logic Package Outlines HCT4046A philips catalog resistors 4046 application note philips 4046 vco vco with opamp
Text: compatible with the ' 4046 ' of the '4000B' series. They are specified in compliance with JEDEC standard no , filter, the '4046A' forms a second-order loop PLL . The excellent VCO linearity is achieved by the use of


Original
PDF 74HC/HCT4046A; 74HC/HCT4046A 4000B' 74HC/HCT4046Ag 74HC/HCT/HCMOS 01-Mar-98) 01-Nov-97) 20and 20Settings/tamerz/Deskt. 74HC-HCT-HCMOS Logic Family Specifications 74HC-HCT-HCMOS Logic Package Information 74HC-HCT4046A PLL WITH VCO 4046 74HC-HCT-HCMOS Logic Package Outlines HCT4046A philips catalog resistors 4046 application note philips 4046 vco vco with opamp
2007 - 2267.1

Abstract: c mos 4013
Text: Surface Mount Voltage Controlled Oscillator 5V Tuning for PLL IC's Features · Linear Tuning characteristics · Low Phase Noise · Low Pulling · Low Pushing · Aqueous washable · Wireless communications · Test equipment 2299 to 2360 MHz MOS-2360-119+ CASE STYLE: CZ682 PRICE: $ 20.45 ea. QTY (5-49) Applications + RoHS compliant in accordance with EU Directive (2002/95/EC) The +Suffix has been added in , 40.46 40.48 40.40 40.23 FREQUENCY (MHz) POWER OUTPUT (dBm) Icc (mA) HARMONICS (dBc) F2 30.29 30.31 30.33


Original
PDF MOS-2360-119+ CZ682 2002/95/EC) d-100 2267.1 c mos 4013
pll fm demodulator 74HC 4046

Abstract: 4046 as FM demodulator HCT4046A 4046 phase locked loop circuit 74HC-HCT4046A Low-pass Passive Filter Design Techniques 4046a 4000B 74HCT 74HC
Text: Si-gate CMOS devices and are pin compatible with the " 4046 " of the "4000B" series. They are specified in , "4046A" forms a second-order loop PLL . The excellent VCO linearity is achieved by the use of linear , range (2fc) is defined as the frequency range of input signals on which the PLL will lock if it was , n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range , comparator 2 (PC2) This is a positive edge-triggered phase and frequency detector. When the PLL is using


Original
PDF 74HC/HCT4046A 74HCT pll fm demodulator 74HC 4046 4046 as FM demodulator HCT4046A 4046 phase locked loop circuit 74HC-HCT4046A Low-pass Passive Filter Design Techniques 4046a 4000B 74HCT 74HC
4046 as FM demodulator

Abstract: pll fm demodulator 74HC 4046 PLL WITH VCO 4046 4000B Low-pass Passive Filter Design Techniques 4046 vco CI 4046 74HCT 74HC 4046a
Text: Si-gate CMOS devices and are pin compatible with the " 4046 " of the "4000B" series. They are specified in , "4046A" forms a second-order loop PLL . The excellent VCO linearity is achieved by the use of linear , range (2fc) is defined as the frequency range of input signals on which the PLL will lock if it was , n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range , comparator 2 (PC2) This is a positive edge-triggered phase and frequency detector. When the PLL is using


Original
PDF 74HC/HCT4046A 4046 as FM demodulator pll fm demodulator 74HC 4046 PLL WITH VCO 4046 4000B Low-pass Passive Filter Design Techniques 4046 vco CI 4046 74HCT 74HC 4046a
2003 - 4046 application note 9398 649 90011

Abstract: 4046 application note pll philips 4046 as FM demodulator 4046A application note 4046 application note 9398 "9398 649 90011" "9398 961 10061" PLL WITH VCO 4046 pll fm demodulator 74HC 4046 4046 application note vco
Text: " 4046 " of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A. The 74HC , forms a second-order loop PLL . The excellent VCO linearity is achieved by the use of linear op-amp , which the PLL will lock if it was initially out-of-lock. The frequency lock range (2fL) is defined as , the PLL lock range for this type of phase comparator is equal to the capture range and is independent , the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty


Original
PDF 74HC/HCT/HCU/HCMOS 74HC/HCT4046A 01-Nov-97) 4046 application note 9398 649 90011 4046 application note pll philips 4046 as FM demodulator 4046A application note 4046 application note 9398 "9398 649 90011" "9398 961 10061" PLL WITH VCO 4046 pll fm demodulator 74HC 4046 4046 application note vco
Not Available

Abstract: No abstract text available
Text: + PLL • Low phase noise and spurious • Robust design and construction • Low operating voltage (VCC VCO=+5V, VCC PLL =+3V) • Small size 0.800" x 0.584" x 0.240" CASE STYLE: DK1182 PRICE , Vt VCO (External) PLL 1/N RFinA SPLITTER N COUNTER RF Out VCC PLL  , Harmonic Suppression VCO Supply Voltage PLL Supply Voltage VCO Supply Current PLL Supply Current , Unlocked Frequency Synthesizer PLL PLL Programming R0_Register R1_Register Register Map @ 1932 MHz


Original
PDF KSN-1932A-119+ DK1182
2010 - 4046 application note pll

Abstract: 4046 frequency synthesizer application notes ADF4153 4046 application note vco
Text: N synthesizer · Integrated VCO + PLL · Low phase noise and spurious · Robust design and construction · Low operating voltage (VCC VCO=+5V, VCC PLL =+3V) · Small size 0.800" x 0.584" x 0.240" CASE , Vt VCO (External) PLL 1/N RFinA SPLITTER N COUNTER RF Out VCC PLL ® RoHS , Suppression Non - Harmonic Spurious Suppression Harmonic Suppression VCO Supply Voltage PLL Supply Voltage VCO Supply Current PLL Supply Current Frequency Amplitude Reference Input (External) Input


Original
PDF KSN-1932A-119+ DK1182 4046 application note pll 4046 frequency synthesizer application notes ADF4153 4046 application note vco
Supplyframe Tracking Pixel