The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LT1947EMSE#PBF Linear Technology LT1947 - Adjustable Output TFT-LCD Triple Switching Regulator; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT1183CS#PBF Linear Technology LT1183 - CCFL/LCD Contrast Switching Regulators; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
LT1947EMSE#TRPBF Linear Technology LT1947 - Adjustable Output TFT-LCD Triple Switching Regulator; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT1183CS Linear Technology LT1183 - CCFL/LCD Contrast Switching Regulators; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
LT1947EMS Linear Technology LT1947 - Adjustable Output TFT-LCD Triple Switching Regulator; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT1183CS#TRPBF Linear Technology LT1183 - CCFL/LCD Contrast Switching Regulators; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C

pin diagram of lcd 162A Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
162A LCD

Abstract: lcd 162A KS0066 162A lcd display SED1278 ASIG162AC 20 x 04 character lcd pin diagram of lcd 162A 1/YJ 162A
Text: : ASI-G- 162A -/C (1) NUMBER OF CHARACTER - 16 CH X 2 LINES (2) MODULE , NO : ASI-G- 162A -/C RECORDS DATE OF R E V I S I O N REVISED DRAWING NO. DOC . FIRST ISSUE , - 7 7. DETAIL DRAWING OF DOT MATRIX 8. BLOCK DIAGRAM 9. INTERFACE SIGNALS 10 , \ASIG162AC.doc Version 1 Page 8 MODEL NO : ASI-G- 162A - /C 7. 8. DETAIL DRAWING OF DOT MATRIX , - 6.00 mm (7) DOT SIZE (8) DOT PITCH (9) LCD TYPE ( 10 ) DRIVING METHOD


Original
PDF ASI-G-162A-/C \Winword\internet\links\ASIG162AC ASI-G-162A- 162A LCD lcd 162A KS0066 162A lcd display SED1278 ASIG162AC 20 x 04 character lcd pin diagram of lcd 162A 1/YJ 162A
162A LCD

Abstract: lcd 162A 162A lcd display KS0066 SED1278 LCD DISPLAY 162A
Text: : ASI-E- 162A -/C (1) NUMBER OF CHARACTER - 16 CH X 2 LINES (2) MODULE , Version 1 Page 2 MODEL NO : ASI-E- 162A -/C RECORDS DATE OF DOC . FIRST ISSUE DEC.12,1996 , - 7 7. DETAIL DRAWING OF DOT MATRIX 8. BLOCK DIAGRAM 9. INTERFACE SIGNALS 10 , DRAWING OF DOT MATRIX BLOCK DIAGRAM All Shore Industries, Inc. One Edgewater Plaza, Staten Island , - 6.00 mm (8) DOT SIZE (9) DOT PITCH ( 10 ) LCD TYPE ( 11 ) DRIVING METHOD


Original
PDF ASI-E-162A-/C \Winword\internet\links\ASIE162AC 162A LCD lcd 162A 162A lcd display KS0066 SED1278 LCD DISPLAY 162A
pin diagram of lcd 162A

Abstract: 162A lcd display display 162a LCD DISPLAY 162A 162A LCD lcd 162A 162A SED1278
Text: : ASI-E- 162A -/W (1) NUMBER OF CHARACTER - 16 CH X 2 LINES (2) MODULE , Page 2 MODEL NO : ASI-E- 162A -/W RECORDS DATE OF DOC . FIRST ISSUE March, 8th, 2000 , : ASI-E- 162A -/W TABLE OF CONTENTS NO. ITEM PAGE , - 8 7. DETAIL DRAWING OF DOT MATRIX 8. BLOCK DIAGRAM 9. POWER SUPPLY 10 , Version 1 Page 9 MODEL NO : ASI-E- 162A -/W 7. DETAIL DRAWING OF DOT MATRIX 94.84 6.0 4.86


Original
PDF ASI-E-162A-/W SPECS\ASIE162AW pin diagram of lcd 162A 162A lcd display display 162a LCD DISPLAY 162A 162A LCD lcd 162A 162A SED1278
lcd 162A

Abstract: LCD DISPLAY 162A 162A LCD pin diagram of lcd 162A SED1278 162A lcd display display 162a
Text: : ASI-G- 162A -L-BWS/W (1) NUMBER OF CHARACTER - 16 CH X 2 LINES (2 , Version 1 Page 2 MODEL NO : ASI-G- 162A -L-BWS/W RECORDS DATE OF DOC . FIRST ISSUE March , 3 MODEL NO : ASI-G- 162A -L-BWS/W TABLE OF CONTENTS NO. ITEM PAGE , - 7 7. DETAIL DRAWING OF DOT MATRIX 8. BLOCK DIAGRAM 9. POWER SUPPLY 10 , Page 7 MODEL NO : ASI-G- 162A -L-BWS/W 6. OUTLINE DIMENSION Interface pin connection PIN NO


Original
PDF ASI-G-162A-L-BWS/W SPECS\ASIG162ALBWSW lcd 162A LCD DISPLAY 162A 162A LCD pin diagram of lcd 162A SED1278 162A lcd display display 162a
162A LCD

Abstract: lcd 162A SED1278 16 x 2 LCD display lcd display
Text: : ASI-G- 162A -L-EWS/W (1) NUMBER OF CHARACTER - 16 CH X 2 LINES (2 , Version 1 Page 2 MODEL NO : ASI-G- 162A -L-EWS/W RECORDS DATE OF DOC . FIRST ISSUE March , 3 MODEL NO : ASI-G- 162A -L-EWS/W TABLE OF CONTENTS NO. ITEM PAGE , - 7 7. DETAIL DRAWING OF DOT MATRIX 8. BLOCK DIAGRAM 9. POWER SUPPLY 10 , Page 7 MODEL NO : ASI-G- 162A -L-EWS/W 6. OUTLINE DIMENSION Interface pin connection PIN NO


Original
PDF ASI-G-162A-L-EWS/W SPECS\ASIG162ALEWSW 162A LCD lcd 162A SED1278 16 x 2 LCD display lcd display
lcd 162A

Abstract: 162A LCD display 162a SED1278 LED MATRIX 8*8
Text: : ASI-G- 162A -L-FWS/W (1) NUMBER OF CHARACTER - 16 CH X 2 LINES (2 , Version 1 Page 2 MODEL NO : ASI-G- 162A -L-FWS/W RECORDS DATE OF DOC . FIRST ISSUE March , 3 MODEL NO : ASI-G- 162A -L-FWS/W TABLE OF CONTENTS NO. ITEM PAGE , - 7 7. DETAIL DRAWING OF DOT MATRIX 8. BLOCK DIAGRAM 9. POWER SUPPLY 10 , : ASI-G- 162A -L-FWS/W 6. OUTLINE DIMENSION Interface pin connection PIN NO. 1 2 3 4


Original
PDF ASI-G-162A-L-FWS/W SPECS\ASIG162ALFWSW lcd 162A 162A LCD display 162a SED1278 LED MATRIX 8*8
2000 - EASE64168

Abstract: RS-232C application -75188, 75189 eprom 2764 M64162 SASM64K pin diagram of lcd 162A 27C64 EPROM programmer lcd 162c abc eprom 27c64 PROGRAMMER CIRCUIT MSM64162
Text: - A-5 3. Pin Layout of User Connector , EASE64168 LCD connector or LED connector. The LCD and LED connectors correspond to pins L0~L33 of the , The evaluation board emulates the functions of the MSM64162/ 162A /162D/164C and ML64168. It is , /O portion of the MSM64162/ 162A /162D/164C and ML64168 (excluding the CR oscillator for A/D conversion), and hardware that matches the MSM64162/ 162A /162D/164C and ML64168's LCD drivers. The I/O


Original
PDF EASE64168 M6416x EASE64168 RS-232C application -75188, 75189 eprom 2764 M64162 SASM64K pin diagram of lcd 162A 27C64 EPROM programmer lcd 162c abc eprom 27c64 PROGRAMMER CIRCUIT MSM64162
1998 - BC1000

Abstract: SASM64K MSM64164C MSM64162D MSM64162A MSM64162 ML64168 oki cross MSM64168 MASK162
Text: -A-5 3. Pin Layout of User Connector , EASE64168 LCD connector or LED connector. The LCD and LED connectors correspond to pins L0~L33 of the , The evaluation board emulates the functions of the MSM64162/ 162A /162D/164C and ML64168. It is , /O portion of the MSM64162/ 162A /162D/164C and ML64168 (excluding the CR oscillator for A/D conversion), and hardware that matches the MSM64162/ 162A /162D/164C and ML64168's LCD drivers. The I/O


Original
PDF EASE64168 M6416x BC1000 SASM64K MSM64164C MSM64162D MSM64162A MSM64162 ML64168 oki cross MSM64168 MASK162
74f162

Abstract: No abstract text available
Text: By Its Respective Manufacturer 160A • 162A Logic Diagram Po P3 Q? 03 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate , 160A • 162A 54F/74F160A • 54F/74F162A Synchronous Presettable BCD Decade Counter , ) sequence. They are synchronously presettable for application in programmable dividers and have two types of , allows all outputs to be simultaneously reset on the rising edge of the clock. The 'F160A and 'F162A are


OCR Scan
PDF 54F/74F160A 54F/74F162A F160A F162A F160A) 74f162
Not Available

Abstract: No abstract text available
Text: Counting and Loading • High-Speed Synchronous Expansion • Typical Count Rate of 120 MHz Pin , W Voltage Level X = Immaterial 4-76 State Diagram 160A • 162A Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be , 160A • 162A 54F/74F160A • 54F/74F162A Synchronous Presettable BCD Decade Counter , and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the


OCR Scan
PDF 54F/74F160A 54F/74F162A F160A F162A F160A)
Not Available

Abstract: No abstract text available
Text: T74LS160A/161 A/ 162A /163A S 6 S -T H 0 M S 0 N * PIN NAMES 42E PE P0 - P CEP CET CP â , 4 L S 1 6 2 A / 1 6 3 A LS160A/ 162A BCD DECADE COUNTERS LS161A/163A : 4-BIT BINARY COUNTERS â , – EDGE-TRIGGERED OPERATION ■TYPICAL COUNT RATE OF 35 MHz ■FULLY TTL AND CMOS COMPATIBLE DESCRIPTION The LS160A/161 A/ 162A /163A are high-speed 4-bit synchronous counters. They are edge-triggered , overrides, and is in- 7 dependent of , the clock and all other control inputs. The LS162A and LS163A


OCR Scan
PDF LS160A/162A LS161A/163A LS160A/161 /162A/163A T74LS160A/161 /162A/163A
ad 440J

Abstract: Am25LS161 LS161 74LS160A 74LS LS160A LS162A LS163A am25ls163 SYNCHRONOUS LOAD CLEAR ENABLE COUNTER
Text: Am25LS160A/161 A/ 162A /163A Am54LS/74LS160A/161 A/ 162A /163A Synchronous Four-Bit Counters , transition of the clock pulse. A LOW level on the load input causes the data on the A, B, C and D inputs to , feature an asynchronous clear. A LOW level at the clear input sets the Q outputs LOW regardless of the other inputs. The Am25LS 162A and Am25LS163A have a synchronous clear. A LOW level at the clear input sets the Q outputs LOW after the next positive clock transition regardless of the enable inputs. Both


OCR Scan
PDF Am25LS160A/161 /162A/163A Am54LS/74LS160A/161 /162A/163A LS160A LS162A) LS161Aand LS163A) LS161A) ad 440J Am25LS161 LS161 74LS160A 74LS LS162A LS163A am25ls163 SYNCHRONOUS LOAD CLEAR ENABLE COUNTER
LS163

Abstract: LS161 PC-0089 dpsn-130ab LS160 LS162 LS160A MS16W tc2018
Text: that overrides, and is independent of , the clock and all other control inputs. The LS162/ 162A and LA163 , ) Asynchronous Reset LS160/160A LS161/161A Synchronous Reset LS162/ 162A LS163/163A pin names PE Parallel , (Hold) For the LS162/ 162A and LS163/163A only Vcc = pin 16 GND = Pin 8 H = HIGH Voltage Level L  , to a HIGH logic level. _ The active LOW Synchronous Reset (SR) input of the LS162/ 162A and LS163 , LS160/160A/162/ 162A : BCD DECADE COUNTERS LS161/161 A/163/163A: 4-BIT BINARY COUNTERS


OCR Scan
PDF LS160/160A/162/162A: LS161/161 /163/163A: LS160/160A/161/161 /162/162A/163/163A LS160 LS162 LS161 LS163 LS160/160A PC-0089 dpsn-130ab LS160A MS16W tc2018
n 4113

Abstract: No abstract text available
Text: note that this diagram is provided only for the understanding of logic operations and should not be , 1 6 0 A · 162A National dZd Semiconductor 54F/74F160A · 54F/74F162A Synchronous Presettable BCD , dividers. There are two types of Count Enable inputs plus a Terminal Count output for versatility in , edge of the clock. The 'F160A and 'F162A are high speed versions of the 'F160 and 'F162. Features Synchronous counting and loading High-speed synchronous expansion Typical count rate of 120 MHz Ordering


OCR Scan
PDF 54F/74F160A 54F/74F162A F160A F162A F160A) n 4113
pj 3059

Abstract: LS161
Text: overrides, and is independent of , the clock and all other con trol inputs. The LS162/ 162A and LA163/163A ha , logic level. _ _ The active LOW Synchronous Reset (SR) input of the LS162/ 162A and LS163/163A acts as an , S G S-THOnSON D7E D 7TST537 DDlhlia 0 I MS160/161/162/163 H T54LS160A/161A/ 162A /163A] T74IS1B0 , /161 A/162/ 162A /163/163A are high-speed 4-bit synchronous counters. They are edge-triggered , SYNCHRONOUSLY EXPANSION · EDGE-TRIGGERED OPERATION · TYPICAL COUNT RATE OF 35 MHz · FULLY TTL AND CMOS


OCR Scan
PDF 7TST537 MS160/161/162/163 T54LS160A/161A/162A/163A] T74IS1B0/161/162/163 LS161/161 LS160/160A/161/161 /162/162A/163/163A LS160 LS162 LS161 pj 3059
Not Available

Abstract: No abstract text available
Text: 160A · 162A mM Semiconductor National 54F/74F160A · 54F/74F162A Synchronous Presettable , : See Section 5 Connection Diagrams Pin Assignment for DIP, SOIC and Flatpak F160A 1 < o o MR CP1 2 16 Pin Assignment for LCC 'F160A P3 P2 NC P, 1 P, r0 ts n G OS E 15 - T C o o 14 po - , 4-114 160A · 162A Logic Symbols IEEE/IEC F160A 'F160A CTRDIV10 MR-PÊ CET 1 - CT=0 M1 M2 , 4 8 5 -7 Unit Loading/Fan Out: Pin Names See Section 2 for U.L. definitions 54F/74F


OCR Scan
PDF 54F/74F160A 54F/74F162A F160A F162A F160A)
t162a

Abstract: pj56
Text: environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB. C onnection Diagram s Pin Assignment , <>2 Please note that this diagram is provided only for the understanding of logic operations and , dividers. There are two types of Count Enable inputs plus a Terminal Count output for versatility in , edge of the clock. The 'F160A and 'F162A are high speed versions of the 'F160 and 'F162. Features Synchronous counting and loading High-speed synchronous expansion Typical count rate of 120 MHz Guaranteed


OCR Scan
PDF 54F/74F160A 74F162A F160A F162A F160A) F162A) t162a pj56
Not Available

Abstract: No abstract text available
Text: Diagram Po Pi P? Pi Please note that this diagram is provided only for the understanding of logic , 160A · 162A 54F/74F160A · 54F/74F162A Synchronous Presettable BCD Decade Counter Description , T5]o, Ta] a? Ï 7 ] Û3 10] CET [T |T T | pê Pin Assignment for DIP and SOIC · Synchronous Counting and Loading · High-Speed Synchronous Expansion · Typical Count Rate of 120 MHz Ordering Code , Pin Assignment for LCC and PCC MR fo r 'F160A SR fo r 'F162A f f iï ï fo r 'F160A SR fo r 'F162A


OCR Scan
PDF 54F/74F160A 54F/74F162A F160A F162A F160A)
2005 - Not Available

Abstract: No abstract text available
Text: for the relative attenuation arel of the TFS 162A is the maximum attenuation in the pass band. The , : tfs 162a .doc Version 1.1 07.04.2005 VI TELEFILTER History Version 1.0 1.1 Reason of Changes , Filename: tfs 162a .doc Version 1.1 07.04.2005 VI TELEFILTER Filter specification TFS 162A 1/5 Measurement condition Ambient temperature: 23 °C Input power level: 0 dBm Terminating , fixed at 162,2 MHz without any tolerance or limit. The values of relative attenuation arel are


Original
PDF
Not Available

Abstract: No abstract text available
Text: through I3) is written Logic Block Diagram Pin Configurations < <<> < 26 < i A12 25 < A , 24 , erD IP 28- Pin Rectangular Leadless Chip C arrier 20 CY 7C162A - 20DMB C Y 7C 162A -20L M B , these conditions the contents of the memory location specified on the address pins will ap p ear on the , Selection Guidel'l 7 C 161A -15 7 C 162A -15 Maximum Access Time (ns) Maximum O perating C urrent (mA , '162datasheet. 7C I6 1 A -2 0 7C 162A -20 20 100 40/20 7C161A- 25 7C 162A -25 25 too 40/20 7C 16IA -


OCR Scan
PDF 7C161A) CY7C161A CY7C162A 7C162A
TC74HC162

Abstract: TC74HC160A logic diagram of 74ls160 IC 74LS160 TC74HC160 74HC160A 74LS160 truth
Text: synchronous to the rising edge of CLOCK. The clear function of the TC74HC 162A /163A is synchro nous to CLOCK , Logic Diagram Truth Table of Internal F/F TC74HC160A D X L H X CK X R L H Q L I H TC74HC162A Logic Diagram Truth Table of Internal F/F TC74HC161A 0 H H L TC74HC163A D H D H H L D X L H L CK , sum of CPD, and ICC which is obtained from the following formula: In case of TC74HC160A/ 162A : A iCC = , TC74HC163 Binary, Synchronous Clear TheTC 74HC160A,161A, 162A and 163A are high speed CMOS SYNCHRONOUS


OCR Scan
PDF TC74HC160/162AP/AF TC74HC161/163AP/AF/AFN TC74HC160 TC74HC161 TC74HC162 TC74HC163 74HC160A C160A/162A TC74HC161A/163A TC74HC/HCT TC74HC160A logic diagram of 74ls160 IC 74LS160 74LS160 truth
ALS160

Abstract: 162b- d LS163A
Text: Terminal Count (TC) output is included which decodes the highest count of the respective device for , , and is independent of the clock and all other control inputs. The '162 and '163 have a Synchronous , Synchronous Reset LS 162A LS163A ALS162B ALS163B N Suffix Plastic DIP AVG-003 Case D Suffix Plastic SOP , 50 pF AVG's ALS has the lowest speed power product (4pJ per gate typical) of all logic series Preset , Î'PP'6 Carry Out PIN 16 = VCC PIN 8 = GND Reset r 1 • 16 J vcc Clock [ 2 15 ] TC PO £ 3 14 I QO


OCR Scan
PDF LS160A, ALS16( 1-800-AVG-SEMI DV74LS160 DV74ALS160 ALS160 162b- d LS163A
Not Available

Abstract: No abstract text available
Text: iagram Pin Configurations DIP > 2 s T o p V iew 28 *«C 1 2 27 A? c 3 26 25 A»C 4 24 A®C 5 23 Aio C , Standby Current (m A) N o te : 7C W 1A -15 7C 162A -15 .'IS 160 7C161A-20 7C 162A -20 20 100 40/20 7C161A- 25 7C 162A -25 25 100 40/20 7C161A- 35 7C162A- 35 35 100 30/20 7C 161A -45 7C 162A -45 45 100 30/20 Military Military i" ; 40/20 40/20 Shaded area contains advanced , p lie d . Supply Voltage to G ro u n d Potential ( Pin


OCR Scan
PDF CY7C161A CY7C162A 7C161A) 7C162A --20D --25DM --25KMB --35D
LS160A

Abstract: No abstract text available
Text: SGS-THOMSON T74LS160A/161A T74LS162A/163A LS160A/ 162A : BCD DECADE COUNTERS LS161A/163A : 4 , LS160A/161 A/ 162A /163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously , LS160A and LS161A have an asynchronous Master Reset (Clear) input that overrides, and is in dependent of , September 1988 1/7 283 T74LS160A/161 A / 162A /163A P IN N A M E S PE Po - Pa C EP CET CP MR SR Qo , 10- 2- % ttja j * For the LS16 2A and LS163A only 1 14 13 12 1 1 Vcc = Pin 16 G N D =


OCR Scan
PDF T74LS160A/161A T74LS162A/163A LS160A/162A LS161A/163A LS160A/161 /162A/163A LS160A LS162A LS161Aand LS163A
2009 - Not Available

Abstract: No abstract text available
Text: I_LVDS_CM Current out of each pin , V_LVDS_CM = 1.25V LVDS LO Differential Input Resistance , separate 0.1% 162⠄¦ resistors, the rise/fall time of the LVDS clock driving the LO_ is required to be , that the RC time constant associated with the coupling capacitors and the input impedance of the pin , through four separate 0.1% 162⠄¦ resistors, the rise/fall time of the LVDS clock driving the LO_ is , 0.1% 162⠄¦ resistors, the rise/fall time of the LVDS clock driving the LO_ is required to be 0.5ns


Original
PDF MAX2078 MAX2078
Supplyframe Tracking Pixel