The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC6905MPS5#TR Linear Technology IC PLL FREQUENCY SYNTHESIZER, PDSO5, PLASTIC, SOT-23, 5 PIN, PLL or Frequency Synthesis Circuit
LTC6905MPS5#TRM Linear Technology IC PLL FREQUENCY SYNTHESIZER, PDSO5, PLASTIC, SOT-23, 5 PIN, PLL or Frequency Synthesis Circuit
LT1310EMSE Linear Technology LT1310 - 1.5A Boost DC/DC Converter with Phase-Locked Loop; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT1310EMSE#TR Linear Technology LT1310 - 1.5A Boost DC/DC Converter with Phase-Locked Loop; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LTM4601AIV#PBF-ES-WP Linear Technology LTM4601 - 12A DC/DC µModules with PLL, Output Tracking and Margining; Package: LGA; Pins: 133; Temperature: I
LT1310EMSE#PBF Linear Technology LT1310 - 1.5A Boost DC/DC Converter with Phase-Locked Loop; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C

phase looked loop Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2004 - application light dimmer circuit diagram

Abstract: No abstract text available
Text: –‹/關調光器 M7232 BLOCK DIAGRAM SYNC BUF PHASE LOOKED LOOP CAP BUF SENS DIGITAL , are synchronized with the line frequency by means of a phase-lock loop circuit and output occurs once , total turn off occurs. FEATURES 產品特長 • Phase-lock loop synchronization allows use in Wall , applied to this input through an external RC circuit. The Phase-Lock Loop in the IC synchronizes all , pulse width ─ 33 ─ us Output phase Ø 41 ─ 159 degrees ─ Max


Original
PDF M7232 M7232 application light dimmer circuit diagram
2004 - Not Available

Abstract: No abstract text available
Text: ¼€/关调光器 M7232 BLOCK DIAGRAM SYNC BUF PHASE LOOKED LOOP BRIGHTNESS MEMORY DIGITAL , are synchronized with the line frequency by means of a phase-lock loop circuit and output occurs once , total turn off occurs. FEATURES 产品特长 • Phase-lock loop synchronization allows use in Wall , applied to this input through an external RC circuit. The Phase-Lock Loop in the IC synchronizes all , ”€ 500 Hz TW Output pulse width ─ 33 ─ us Output phase Ø 41 ─ 159


Original
PDF M7232 M7232
2008 - Not Available

Abstract: No abstract text available
Text: –‹/關調光器 M7232 BLOCK DIAGRAM SYNC BUF PHASE LOOKED LOOP BRIGHTNESS MEMORY DIGITAL , are synchronized with the line frequency by means of a phase-lock loop circuit and output occurs once , total turn off occurs. FEATURES 產品特長 ‧ Phase-lock loop synchronization allows use in Wall , applied to this input through an external RC circuit. The Phase-Lock Loop in the IC synchronizes all , ”€ 500 Hz TW Output pulse width ─ 33 ─ us Output phase Ø 41 ─ 159


Original
PDF M7232 M7232
2005 - touch dimmer IC

Abstract: No abstract text available
Text: DIAGRAM BUF ZC PHASE LOOKED LOOP BRIGHTNESS MEMORY DIGITAL COMPARATOR PHASE ANGLE , digital electronic phase controls for operation of incandescent lamps, low-voltage halogen lamps with , internal logic is synchronized with the line by PLL. Thus a phase control range independent of the line , . The Phase-Lock Loop in the IC synchronizes all internal timings to the AC signal at the ZC input. A , infinite ms TW AT pulse width (60Hz) - 130.2 - us Output phase Ø 41 - 158


Original
PDF M7237 M7238 M7237/M7238 330KO 100uF, 002uF, 100nF IN4148 100uH touch dimmer IC
2009 - touch dimmer IC

Abstract: No abstract text available
Text: PHASE LOOKED LOOP BRIGHTNESS MEMORY DIGITAL COMPARATOR PHASE ANGLE POINTER OUTPUT , digital electronic phase controls for operation of incandescent lamps, low-voltage halogen lamps with , internal logic is synchronized with the line by PLL. Thus a phase control range independent of the line , Phase-Lock Loop in the IC synchronizes all internal timings to the AC signal at the ZC input. A Logic 0 , ─ infinite ms TW AT pulse width (60Hz) ─ 130.2 ─ us Output phase Ã


Original
PDF M7237 M7238 M7237/M7238 100uF, 022uF, 100nF 0039uF, IN4148 100uH touch dimmer IC
2005 - Not Available

Abstract: No abstract text available
Text: BLOCK DIAGRAM BUF ZC PHASE LOOKED LOOP BRIGHTNESS MEMORY DIGITAL COMPARATOR PHASE , digital electronic phase controls for operation of incandescent lamps, low-voltage halogen lamps with , internal logic is synchronized with the line by PLL. Thus a phase control range independent of the line , circuit. The Phase-Lock Loop in the IC synchronizes all internal timings to the AC signal at the ZC input , ─ us Output phase Ø 41 ─ 158 Degrees DØ Ø incremental steps (Total


Original
PDF M7237 M7238 M7237/M7238 100uF, 022uF, 100nF 0039uF, IN4148 100uH
2009 - touch dimmer IC

Abstract: No abstract text available
Text: PHASE LOOKED LOOP BRIGHTNESS MEMORY DIGITAL COMPARATOR PHASE ANGLE POINTER OUTPUT , digital electronic phase controls for operation of incandescent lamps, low-voltage halogen lamps with , internal logic is synchronized with the line by PLL. Thus a phase control range independent of the line , Phase-Lock Loop in the IC synchronizes all internal timings to the AC signal at the ZC input. A Logic 0 , ─ infinite ms TW AT pulse width (60Hz) ─ 130.2 ─ us Output phase Ã


Original
PDF M7237 M7238 M7237/M7238 100uF, 022uF, 100nF 0039uF, IN4148 100uH touch dimmer IC
2005 - TRIAC dimmer touch

Abstract: No abstract text available
Text: PHASE LOOKED LOOP BRIGHTNESS MEMORY DIGITAL COMPARATOR PHASE ANGLE POINTER OUTPUT , digital electronic phase controls for operation of incandescent lamps, low-voltage halogen lamps with , internal logic is synchronized with the line by PLL. Thus a phase control range independent of the line , Phase-Lock Loop in the IC synchronizes all internal timings to the AC signal at the ZC input. A Logic 0 , ─ infinite ms TW AT pulse width (60Hz) ─ 130.2 ─ us Output phase Ã


Original
PDF M7237 M7238 M7237/M7238 100uF, 022uF, 100nF 0039uF, IN4148 100uH TRIAC dimmer touch
2005 - BT134/SCHEMATIC touch dimmer

Abstract: bt134 triac dimmer
Text: PHASE LOOKED LOOP BRIGHTNESS MEMORY DIGITAL COMPARATOR PHASE ANGLE POINTER OUTPUT , digital electronic phase controls for operation of incandescent lamps, low-voltage halogen lamps with , internal logic is synchronized with the line by PLL. Thus a phase control range independent of the line , Phase-Lock Loop in the IC synchronizes all internal timings to the AC signal at the ZC input. A Logic 0 , ─ infinite ms TW AT pulse width (60Hz) ─ 130.2 ─ us Output phase Ã


Original
PDF M7237 M7238 M7237/M7238 100uF, 002uF, 100nF IN4148 100uH 200uH BT134/SCHEMATIC touch dimmer bt134 triac dimmer
TDA8051T

Abstract: VCO 200MHZ phase looked loop TDA8051 4 shift QPSK qpsk receiver
Text: 100 kHz -75 -95 dBc/Hz dBc/Hz Phase looked loop Step step size at pin VCO output 100 500 , oscillator and its 8-bit programmable reference divider, a phase /frequency detector combined with a charge , dBmV A<5|_Q phase error between I and Q channels - ±3 - deg. AG|_Q gain error between I and Q , €” CHARGE PHASE PUMP COMPARATOR PROGRAMMABLE DIVIDER O CP TUNE © è TEST n OSC IN TKa , for PLL loop filter TUNE 19 tuning voltage output DGND 20 digital DC ground TKb 21 VCO tank circuit


OCR Scan
PDF TDA8051 TDA8051T VCO 200MHZ phase looked loop TDA8051 4 shift QPSK qpsk receiver
bit 3252

Abstract: phase looked loop N-651
Text: J 00M-S Combined with a VCO (tuner), the SOA 3252 comprises a digital programmable phase looked loop for televi sion devices designed to use the PLL frequency synthesis tuning principle. The PLL , ) Signal Input RF Band Selection Output BW1 Band Selection Output BW2 Band Selection Output BW3 " Phase , phase-locked loop for television devices designed to use the PLL frequen cy synthesis tuning principle. The PLL , then compared in a digital frequency phase detector with a reference frequency fref 7.8125 KHz. This


OCR Scan
PDF 00M-S Q67000-A8039 bit 3252 phase looked loop N-651
audio Amp. mosfet 1000 watt

Abstract: LM259xHV LM257xHV LM series voltage regulators 150 watt amplifier advantages and disadvantages LM5575 current mode control TSSOP16 schematic diagram 800 watt power amplifier free d LM5005
Text: overall loop gain with a slope of -20dB/ decade ensures a stable loop with 90 degrees of phase margin , this tool at the end of the presentation. Final Loop Gain Measurements Gain 10dB/Div Phase , Regulators · Thermal Considerations · Loop Compensation Design · Inverting Buck-Boost Application 2 , Thermal Considerations Loop Compensation Design Inverting Buck-Boost Application Buck Regulator , pole system. The current loop forces the inductor to act as constant current source. Current mode


Original
PDF
2010 - RFFC5072

Abstract: RFFC207x RFFC5071 RFFC2071 PLL VCO RFFC507x RFFC2072 RFMD RF2051 RF2051 RF2056
Text: transmitters and receivers. They combine a high-performance fractional-N phased looked loop , wideband VCOs , advanced sigma-delta PLL modulator that delivers outstanding synthesizer phase noise performance with an rms integrated phase error as low as 0.18 degrees at 1 GHz. Designed to address the need for highly , ultra-fine 1.5 Hz step size and low spurious products · Very wideband low noise VCOs · 52 MHz phase , 1550 to 2050 85 to 2700 85 to 2700 85 to 4200 85 to 4200 A Phase Noise (dBc/Hz) at 2 GHz 1


Original
PDF RFFC207x RFFC507x RFFC5072 RFFC5071 RFFC2071 PLL VCO RFFC2072 RFMD RF2051 RF2051 RF2056
2011 - bd9876

Abstract: No abstract text available
Text: Loop of this DC/DC. The first occurs with/ through the output resistance of Phase compensation , through Current Mode Control is a simple external setting phase compensation system, through a wide range , GND of Error Amp as Phase compensation elements. (See P.11) ICOMP This is a Voltage-Pulse Width , 70 60 50 40 30 20 10 0 0 500 1000 1500 2000 2500 3000 VCC=42V VCC=12V VCC=24V VCC=36V Phase Phase Gain Gain LOAD CURRENT[mA] Fig.21 Electric Power Conversion Rate Fig.22 Frequency


Original
PDF BD9876EFJ 11027EAT58 BD9876EFJ 300kHz R1120A bd9876
1998 - Sine Wave Generation Techniques

Abstract: varl 6Z14 64 point radix 4 FFT 16 point Fast Fourier Transform radix-2 code c fft 16 waveform generation fourier radix-2 fft 64-point
Text: looked up and stored in the variable NEXTVALUE. Then the instantaneous value of the second sine wave is looked up and added into NEXTVALUE. Then we divide NEXTVALUE by 2 and output it to port B. This process is repeated at a constant interval until the loop count is exhausted. In the process, if we go to the end of a sine wave table, which is indicated by 127, we will loop back to the beginning of that , .4 ind ; reset all ram banks ; only second half is addressable ; clear ijnz : loop fsr,: loop


Original
PDF
2010 - GRM31CB31C226KE15

Abstract: GRM31CB31 bd98 FDV0630 3a0a murata l murata ceramic plate
Text: function in order to acquire necessary band and Phase margin. Cross-over Frequency (band) at which Loop , Response through Current Mode Control is a simple external setting Phase compensation System, through a , is set to 1.0V. Also, C and R are connected between the Output (VC) Pin GND of Error Amp as Phase , Application Circuit) Gain [dB] Phase [deg] 40 90 Gain [dB] Phase [deg] 40 90 Phase Phase Gain Gain 0 -40 100 10k Frequency[kHz] 0 -90 0 Phase


Original
PDF 10027EAT43 BD9859EFJ 750kHz R1010A GRM31CB31C226KE15 GRM31CB31 bd98 FDV0630 3a0a murata l murata ceramic plate
2011 - BD9876EFJ

Abstract: bd9876
Text: Loop of this DC/DC. The first occurs with/ through the output resistance of Phase compensation , through Current Mode Control is a simple external setting phase compensation system, through a wide range , GND of Error Amp as Phase compensation elements. (See P.11) ICOMP This is a Voltage-Pulse Width , 70 60 50 40 30 20 10 0 0 500 1000 1500 2000 2500 3000 VCC=42V VCC=12V VCC=24V VCC=36V Phase Phase Gain Gain LOAD CURRENT[mA] Fig.21 Electric Power Conversion Rate Fig.22 Frequency


Original
PDF BD9876EFJ 11027EBT58 BD9876EFJ 300kHz R1120A bd9876
2011 - 6PIN IC

Abstract: bd9673
Text: order to acquire necessary band and Phase margin. Cross-over Frequency (band) at which Loop gain of , response through Current Mode Control is a simple external setting phase compensation system, through a , output (VC) pin GND of Error Amp as Phase compensation elements. (See p.11) ICOMP This is a Voltage-Pulse , 70 60 50 40 30 20 10 0 0 500 1000 1500 VCC=42V VCC=12V VCC=24V VCC=36V Phase Phase Gain , bypass capacitor with B dielectric. Care should be taken to minimize the loop area formed by the bypass


Original
PDF BD9673EFJ 11027EAT57 BD9673EFJ R1120A 6PIN IC bd9673
2011 - GRM31EB3YA106KA12L

Abstract: bd9673 BD9673EFJ 6pin transistor for 24v 3 amp bd96
Text: order to acquire necessary band and Phase margin. Cross-over Frequency (band) at which Loop gain of , response through Current Mode Control is a simple external setting phase compensation system, through a , output (VC) pin GND of Error Amp as Phase compensation elements. (See p.11) ICOMP This is a Voltage-Pulse , 70 60 50 40 30 20 10 0 0 500 1000 1500 VCC=42V VCC=12V VCC=24V VCC=36V Phase Phase Gain , bypass capacitor with B dielectric. Care should be taken to minimize the loop area formed by the bypass


Original
PDF BD9673EFJ 11027EBT57 BD9673EFJ R1120A GRM31EB3YA106KA12L bd9673 6pin transistor for 24v 3 amp bd96
2010 - GRM31CB31C226KE15

Abstract: No abstract text available
Text: necessary band and Phase margin. Cross-over Frequency (band) at which Loop gain of Return Loop becomes "0" , Response through Current Mode Control is a simple external setting Phase compensation System, through a , the Output (VC) Pin GND of Error Amp as Phase compensation elements. (See Page11) ICOMP This is a , Application Circuit) Gain [dB] Phase [deg] Gain [dB] Phase [deg] Technical Note 40 Phase Gain 90 40 Phase Gain 90 0 0 Phase 0 0 -40 -90 -40 -90 100 10k Frequency


Original
PDF BD9859EFJ 10027EAT43 BD9859EFJ 750kHz R1010A GRM31CB31C226KE15
1997 - very simple walkie talkie circuit diagram

Abstract: walkie talkie circuit diagram fm transmitter project report walkie talkie, pcb layout and Schematic 2.4 ghz FM TRANSMITTER CIRCUIT DIAGRAM design of FM transmitter final year project Design and construction Wave FM radio transmitter vhf transmitter of walkie talkie circuit diagram simple walkie talkie circuit diagram MC1648 modulator fm
Text: .45 4.1 4.2 Phase locked loop , demodulate the signal, this demands a phase lock loop , back in the early years the circuitry for a PLL , . 9 Differences of Phase over Frequency modulation , constitutes the frequency (fC ) and the phase () of the carrier. Angle modulation varies the angle of the , distinct categories, frequency modulation and phase modulation. Formal definitions are given below


Original
PDF LM070) BR1334 MC1648/D very simple walkie talkie circuit diagram walkie talkie circuit diagram fm transmitter project report walkie talkie, pcb layout and Schematic 2.4 ghz FM TRANSMITTER CIRCUIT DIAGRAM design of FM transmitter final year project Design and construction Wave FM radio transmitter vhf transmitter of walkie talkie circuit diagram simple walkie talkie circuit diagram MC1648 modulator fm
1999 - MQE520-1880

Abstract: murata vco ADF4112 HP8563E HP8561 analog vco ADF4110 MQE520 Usha phase looked loop
Text: . Closing The Loop Having looked at phase noise in a free-running VCO and considered how it can be minimized, we will now consider the effect of closing the loop (see Part 1 of the series) on phase noise , in the oscillator. SVCO SCP Phase Detector Charge Pump + SREF + Kd Loop Filter , , keeping Kd large and keeping N small will thus minimize the phase noise inside the loop bandwidth, BW , . This is due to the high pass filtering of the VCO phase noise by the loop . A small value of BW would


Original
PDF
2013 - Not Available

Abstract: No abstract text available
Text: the Control Loop of this DC/DC. The first occurs with/ through the output resistance of Phase , Here, in this Control Loop , one zero becomes important. With the zero which occurs because of Phase , Phase Correction Resistor (R3) is used in order to correct the ESR zero results in Loop Gain. This , load response through Current Mode Control is a simple external setting phase compensation system , connected between the Output (VC) Pin GND of Error Amp as Phase compensation elements. (See P.11) 6


Original
PDF BD9876AEFJ BD9876AEFJ 300kHz
2012 - Not Available

Abstract: No abstract text available
Text: acquire necessary band and Phase margin. Cross-over Frequency (band) at which Loop gain of Return Loop , phase compensation system, through a wide range external constant, a compact Power supply can be , connected between the output (VC) pin GND of Error Amp as Phase compensation elements. (See p.11) 6 , ) Transformation Efficiency η[%] 100 90 80 70 Phase Phase Gain 60 Gain VCC=12V 50 VCC , with a low ESR ceramic bypass capacitor with B dielectric. Care should be taken to minimize the loop


Original
PDF BD9673EFJ 12027ECT57 R1120A
2013 - Not Available

Abstract: No abstract text available
Text: Control Loop , one zero becomes important. With the zero which occurs because of Phase compensation , to the PWM comparator. Connect phase compensation components to this pin. 7 GND 6 LX , phase compensation components between this pin and ground (ref. p.11). 6. OVP The OVP circuit , Switching/ Vout Ripple Io=1A Figure 21. LX Switching/ Vout Ripple Io = 100mA Phase Gain Figure , maximum rating has sufficient margin with respect to the Output Voltage. Output ripple voltage is looked


Original
PDF BD9E151NUX BD9E151NUX VSON008X2030
Supplyframe Tracking Pixel