DSA00518246.pdf
-
PhaseLink
-
Preliminary
PLL103-05
1-to-5 Clock Distribution Buffer
FEATURES
5 outputs identical to FIN.
Low skew (< 250 ps between outputs).
Input / Output frequency range 0 160 MHz
25mA drive capabi
-
Original
-
Part pricing, stock, data attributes from Findchips.com