DSAUTAZ0017580.pdf

Manufacturer Xilinx
Partial File Text XILINX CPLD PACKAGE OPTIONS AND USER I/O PRODUCT SELECTION MATRIX I/O Features Min. Pin-to-Pin Logic Delay (ns) Product terms per Macrocell Output Voltage Compatible Input Voltage Compatible Speed C
Type Original
Part Details Part pricing, stock, data attributes from Findchips.com

DSAUTAZ0017580.pdf preview Download Datasheet