DSA0072062.pdf

Manufacturer -
Partial File Text 1-Gb/s/pin Multi-Gigabit DRAM Design with Low Impedance Hierarchical I/O Architecture Hiroki Fujisawa, T. Takahashi, H. Yoko*, I. Fujii*, Y. Takai, and M. Nakamura Development Div., Elpida Memory,
Type Original

DSA0072062.pdf preview Download Datasheet