DSA00186788.pdf
-
PhaseLink
-
PLL202-107
Programmable Clock Generator for SIS 645/650 P4 Chip Sets
PIN CONFIGURATION
FEATURES
·
·
·
·
·
·
·
·
·
·
·
BLOCK DIAGRAM
XIN
XOUT
VDD_CPU
CPU_STOP#
CPUT (0:1)
-
Original
-
Part pricing, stock, data attributes from Findchips.com