DSA00179489.pdf

Manufacturer -
Partial File Text Scaling Challenges and Device Design Requirements for High Performance Sub-50nm Gate Length Planar CMOS Transistors T. Ghani, K. Mistry, P. Packan#, S. Thompson, M. Stettler#, S. Tyagi, M. Bohr
Type Original

DSA00179489.pdf preview Download Datasheet