The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC3854IDDB#PBF Linear Technology LTC3854 - Small Footprint, Wide VIN Range Synchronous Step-Down DC/DC Controller; Package: DFN; Pins: 12; Temperature Range: -40°C to 85°C
LTC3854IMSE#TRPBF Linear Technology LTC3854 - Small Footprint, Wide VIN Range Synchronous Step-Down DC/DC Controller; Package: MSOP; Pins: 12; Temperature Range: -40°C to 85°C
LTC3854EMSE#TRPBF Linear Technology LTC3854 - Small Footprint, Wide VIN Range Synchronous Step-Down DC/DC Controller; Package: MSOP; Pins: 12; Temperature Range: -40°C to 85°C
LTC3854IDDB#TRMPBF Linear Technology LTC3854 - Small Footprint, Wide VIN Range Synchronous Step-Down DC/DC Controller; Package: DFN; Pins: 12; Temperature Range: -40°C to 85°C
LTC3854IMSE#PBF Linear Technology LTC3854 - Small Footprint, Wide VIN Range Synchronous Step-Down DC/DC Controller; Package: MSOP; Pins: 12; Temperature Range: -40°C to 85°C
LTC3854IDDB#TRPBF Linear Technology LTC3854 - Small Footprint, Wide VIN Range Synchronous Step-Down DC/DC Controller; Package: DFN; Pins: 12; Temperature Range: -40°C to 85°C

orcad components footprints Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2008 - import cadstar schematic capture 7.2

Abstract: orcad orcad pcb footprint 16 soic pcb footprint CR5000 pcb schematic MATRIX DISPLAY eagle arm altium LM3S6965 AN01
Text: a PCB tape-out begins, it is important to start with high-quality PCB footprints for all components , . 5 OrCAD , . 7 Footprints , component as used by the PCB layout tool. Sometimes called a decal. Footprints are sometimes integrated , . Supported Formats Part libraries are provided for Altium Designer, Cadence OrCAD , and PADS Logic. Table 1


Original
PDF
2001 - orcad components footprints

Abstract: pci verilog code ORCAD block code error management, verilog source code 54-PIN pci schematics SOIC EEPROM 48-PIN 44-PIN verilog code for EEPROM Controller
Text: footprints for processors, DSPs, ASICs, FPGAs, memory, I/O devices s 30x25 0.1" through hole grid space for through hole devices Complete Design Documentation s OrCAD s Bill schematics of Materials (BOM) s OrCAD layout source with Gerber output files s CPLD memory controller , provides 33 suftace-mount footprints for hardware designers to easily add processors, DSPs, ASICs, FPGAs , , and footprints are backward-compatible with the PCI 9054RDK-LITE, simplifying the move from existing


Original
PDF 9056RDK-LITE 32-bit, 66MHz 128KB 30x25 9056/LITE-RDK-PB-P1-1 orcad components footprints pci verilog code ORCAD block code error management, verilog source code 54-PIN pci schematics SOIC EEPROM 48-PIN 44-PIN verilog code for EEPROM Controller
2001 - plx 9052

Abstract: orcad verilog code for pci 9052RDK-LITE verilog code for Flash controller PLCC 44 socket layout verilog code 16 bit processor
Text: mount footprints and 25x30 0.1" through-hole grid space for additional PLDs, I/O devices, memories , capability of the PCI 9052 Complete and Reusable Hardware Design Documentation s OrCAD s Bill schematics of Materials (BOM) s OrCAD layout source and Gerber output files s PLD memory , prototyping area featuring 30 surface-mount footprints provides space to add additional memories, FIFOs , design, making its components easily reusable in your projects. This documentation includes the board


Original
PDF 9052RDK-LITE 32-bit, 33MHz 40MHz 25x30 128KB 9052/LITE-RDK-PB-P1-1 plx 9052 orcad verilog code for pci 9052RDK-LITE verilog code for Flash controller PLCC 44 socket layout verilog code 16 bit processor
2001 - pci plx 9656

Abstract: verilog code for pci pci verilog code PCI 9656 schematic flash controller verilog code pci footprints PCI 9656 verilog aa66bi footprint plcc 208 44-PIN
Text: footprints for processors, DSPs, ASICs, FPGAs, memory, I/O devices s 30x25 0.1" through hole grid space for through hole devices Complete Design Documentation s OrCAD s Bill schematics of Materials (BOM) s OrCAD layout source with Gerber output files s CPLD Memory controller , provides 32 suftace-mount footprints for hardware designers to easily add processors, DSPs, ASICs, FPGAs , , and footprints are backward-compatible with the PCI 9054RDK-LITE, simplifying the move from existing


Original
PDF 9656RDK-LITE 64-bit, 66MHz 128KB 30x25 9656/LITE-RDK-PB-P1-1 pci plx 9656 verilog code for pci pci verilog code PCI 9656 schematic flash controller verilog code pci footprints PCI 9656 verilog aa66bi footprint plcc 208 44-PIN
2001 - plx 9052

Abstract: 9052RDK-LITE isa bus schematics orcad components footprints verilog code for EEPROM Controller pci target verilog code
Text: . A prototyping area featuring 30 surface-mount footprints provides space to add additional memories , footprints and 25x30 0.1" through-hole grid space for additional PLDs, I/O devices, memories, FIFOs, etc , 30 s PLD Complete and Reusable Hardware Design Documentation s OrCAD s Bill schematics of Materials (BOM) s OrCAD layout source and Gerber output files memory controller Verilog , design, making its components easily reusable in your projects. This documentation includes the board


Original
PDF 9052RDK-LITE 16-bit 9052/LITE-RDK-PB-P1-1 862-PCI9052RDK-LITE PCI9052RDK-LITE plx 9052 9052RDK-LITE isa bus schematics orcad components footprints verilog code for EEPROM Controller pci target verilog code
2001 - PLX Option Module 1 POM1

Abstract: pci master verilog code 1.5mm pin Header TSOP 54 PIN 54pin TSOP SDRAM TSOP 48 LAYOUT PCI9054 AB50P
Text: footprints and a 0.1" through-hole grid provides space to add additional memories, FIFOs, ASICs and I/O , (POM) expansion connector mount footprints for processors, DSPs, ASICs, FPGAs, memory, I/O devices 0.1 , OrCAD s Bill schematics of Materials (BOM) s OrCAD layout source with Gerber output files , Footprints Description/Value 33 MHz Max 50 MHz Max Supports BGA 0.050" pitch up to 26 x 26 BGA 1.0 mm pitch , ) Supporting up to 64 Mbytes SDRAM with footprints on board (0.8mm pitch 54-pin TSOP) Supports boot-up FLASH


Original
PDF 9054RDK 9054RDK-LITE 32-bit, 33MHz 50MHz 9054/LITE-RDK-PB-P1-5 862-PCI9054RDK-LITE PCI9054RDK-LITE PLX Option Module 1 POM1 pci master verilog code 1.5mm pin Header TSOP 54 PIN 54pin TSOP SDRAM TSOP 48 LAYOUT PCI9054 AB50P
2001 - ORCAD

Abstract: 54pin TSOP SDRAM 9054RDK SRAM 54-PIN 2X10-Pin PLX Option Module 1 POM1 54-PIN 48-PIN 44-PIN 240-PIN
Text: 128KB SRAM s PLX Option Module (POM) expansion connector s Surface mount footprints for , expansion Complete Design Documentation s OrCAD s Bill schematics of Materials (BOM) PCI 9054 , messaging functions. A prototyping area featuring surface-mount footprints and a 0.1" through-hole grid , -PIN SSOP layout source with Gerber output files 48-PIN SSOP s OrCAD 0.65 mm 160-PIN QFP 54 , to 26 x 26 BGA 1.0 mm pitch up to 25 x 25, BGA 1.5mm pitch up 20x20 Prototype Footprints 0.8


Original
PDF 9054RDK 32-bit, 33MHz 50MHz 128KB 30x25 9054RDK-LITE 9054/LITE-RDK-PB-P1-5 ORCAD 54pin TSOP SDRAM SRAM 54-PIN 2X10-Pin PLX Option Module 1 POM1 54-PIN 48-PIN 44-PIN 240-PIN
1996 - 1718l

Abstract: LEAP-U1 74160 pin description 17-18L 74160 pin layout xilinx 1736a 74160 function table Xilinx XC2000 advantages of proteus software 1765d
Text: 25 HINTS & ISSUES Using OrCAD Capture and Simulate 26-28 Foundation on a Network , design flexibility, and has been incorporated in all Xilinx components since the XC2000 family - the , extend that product's life. An important benefit of user-programmable Footprints in the Silicon , circuit board is has been incorporated in design from logic all Xilinx components since avoided, saving , components of this highly successful strategy will not change. We will continue to: · Focus on FPGA


Original
PDF
2001 - 2.1 channel subwoofer amplifier circuit diagram

Abstract: 12v subwoofer amp circuits sub-woofer pc amplifier schematic circuit diagram 3.5 stereo jack pcb toslink OPTICAL JACK microphone crystal mini MC34072D pcb layout computer motherboard panasonic pri card orcad components footprints
Text: full set of schematic design files ( OrCAD ® 7.2 and OrCAD ® 9.1 formats), PCB job files (PADS® ASCII , EMI Components , . CrystalClear is a trademark of Cirrus Logic, Inc. Intel is a registered trademark of Intel Corporation. OrCAD is a registered trademark of OrCAD , Inc. PADS is a registered trademark of, PADS Software, Inc , components used on the CRD4201-2 board with cost, performance, and package selection as the most important


Original
PDF CRD4201-2 CRD4201-2 CS4201 CS4334 20-bit 18-bit IEC-958) availab47K, 2.1 channel subwoofer amplifier circuit diagram 12v subwoofer amp circuits sub-woofer pc amplifier schematic circuit diagram 3.5 stereo jack pcb toslink OPTICAL JACK microphone crystal mini MC34072D pcb layout computer motherboard panasonic pri card orcad components footprints
1994 - orcad

Abstract: ORCAD BOOK TRANSISTOR SUBSTITUTION DATA BOOK 1993 fpga orcad schematic symbols 80500 TRANSISTOR 9346n grid tie inverter schematics TRANSISTOR SUBSTITUTION DATA BOOK p51 imac SDT386
Text: OrCAD Interface/ Tutorial Guide Introduction Getting Started OrCAD SDT Design Techniques , OrCAD VST Simulation Issues Manual Translation SDT Tutorial VST Tutorial OrCAD Interface/Tutorial Guide - 0401409 01 Printed in U.S.A. OrCAD Interface/ Tutorial Guide X-BLOX Tutorial , Messages Warning Messages OrCAD XEPLD Demonstration Procedure OrCAD Interface/Tutorial Guide OrCAD Interface/Tutorial Guide Xilinx Development System Preface About This Manual This manual


Original
PDF
2001 - conn_5x2

Abstract: Motorola L6 phone schematic diagram Crystal H49S OPTICAL 3.5mm transmitter JACK 34072 orcad pcb footprint jack 3.5mm chassis panasonic pri card male dock connector NOTEBOOK MOTHERBOARD TEST POINT
Text: ( OrCAD ® 7.2 format), PCB job files (PADS ® ASCII), PCB Gerber files, and bill of materials. In addition , . 5 2.9 EMC Components , of Intel Corporation. OrCAD is a registered trademark of OrCAD , Inc. PADS is a registered , also available in the CMK4205-3 manufacturing kit as ORCAD version 7.2 files. 2.1 Block Diagram , footprints . Footprint Y1 is for CA301 miniature crystals and footprint Y2 supports standard HC-49S package


Original
PDF CRD4205-1 CRD4205-1 CS4205 CRD4205-2 CRD4205-2 CS4205 18-bit 20-bit conn_5x2 Motorola L6 phone schematic diagram Crystal H49S OPTICAL 3.5mm transmitter JACK 34072 orcad pcb footprint jack 3.5mm chassis panasonic pri card male dock connector NOTEBOOK MOTHERBOARD TEST POINT
1996 - XILINX XC2000

Abstract: orcad xilinx XC3000 Architecture orcad schematic symbols library directory sheet XC2000 XC7000 XC5200 XC4000 XC3000
Text: DESIGN HINTS AND ISSUES Using OrCAD Capture and Simulate T he OrCAD interface software provided , OrCAD tools, Capture and Simulate, are not directly supported. This article outlines the recommended , flow is also available from OrCAD ( OrCAD Application Note #12, Using OrCAD Capture and Simulate with , the XPROJECT\ subdirectory. Translating Xilinx Schematic Libraries OrCAD Capture can , the default Xilinx part properties (described in Chapter 11 of the XACTstep OrCAD Interface/Tutorial


Original
PDF BUFT16, BUFE16. XILINX XC2000 orcad xilinx XC3000 Architecture orcad schematic symbols library directory sheet XC2000 XC7000 XC5200 XC4000 XC3000
Pspice

Abstract: ORCAD PSPICE BOOK PSPICE Orcad ORCAD BOOK schematic circuit for computer system ups schematic spice simulation simulation Signal Path Designer orcad
Text: analog components , both active and passive. The user must have a version of Orcad PSpice and Orcad , external components . The use of ispPAC technology increases the integration of components , speeds the , Place PAC Symbol on Schematic Sheet OrCAD /Cadence PAC Symbol LIbrary Included with PSpice Model Cadence/ OrCAD Schematic Capture with PSpice Draw the Schematic Circuit Using Symbols from the , other components on the board, PAC-Designer supports PSpice simulation tools. PAC-Designer software


Original
PDF 1-800-LATTICE Pspice ORCAD PSPICE BOOK PSPICE Orcad ORCAD BOOK schematic circuit for computer system ups schematic spice simulation simulation Signal Path Designer orcad
1997 - orcad design

Abstract: orcad
Text: COMPUTER-AIDED ENGINEERING TOOLS ORCAD Capture* for Windows* s s s s s s s , Supports all Intel Flash components Supports all FPGA/CPLD and PCB design systems User-definable bill of materials output Copy and paste schematics to other Windows applications OrCAD Capture* for Windows is , compatible with every Windows network. With OrCAD Capture, you get all the features you need to create your , hierarchy and quickly locate components and nets. The schematic editor allows you to quickly draw


Original
PDF 32-bit 32-bit orcad design orcad
1996 - 28F001BX

Abstract: 28F002BC 28F002BX 28F010 28F020 28F200BX
Text: COMPUTER-AIDED ENGINEERING TOOLS ORCAD Capture* for Windows* s s s s s s s , Supports all Intel Flash components Supports all FPGA/CPLD and PCB design systems User-definable bill of materials output Copy and paste schematics to other Windows applications OrCAD Capture* for Windows is , your design hierarchy and quickly locate components and nets. The schematic editor allows you to , rubberbanding during component moves. A built-in spreadsheet makes it easy to add attributes to components


Original
PDF 32-bit 32-bit 28F010, 28F001BX, 28F020, 28F002BC, 28F002BL, 28F002BV, 28F002BX, 28F001BX 28F002BC 28F002BX 28F010 28F020 28F200BX
orcad schematic symbols library

Abstract: pspice SG1524B CL10 120NQ045 TPSV108K004R0035 TPSD107K010R0050 TAJA106K016R TAJA106K010R PSPICE Orcad
Text: , flexible creation and simulation of practical circuit designs. While these library components have analogous electrical behavior to actual components , it is important to verify the design by use of the , diagram has been modeled from ideal passive and semiconductor components (C, R, L, and diode), which , polar components having an MIS (Metal Insulator Semiconductor) structure. Modeled Frequency , temperature and DC bias The structure and description of MicroSim and OrCAD PSpice simulation software


Original
PDF
1995 - cb4ce

Abstract: X6556 xilinx xact viewlogic interface user guide orcad schematic symbols library led "8 bit full adder" ORCAD fpga orcad schematic symbols XC7000 counter cb4ce XC2000
Text: . OrCAD Components . Chapter 6 , incompatible components generate error messages in OrCAD and do not appear in the schematic. 4. If , . OrCAD Procedure. Step 1 - Enter and Configure OrCAD . Step 2 - Enter Draft and Draw the Design , Device-Independent Design Choosing Components . When


Original
PDF
1998 - ORCAD PCB LAYOUT BOOK

Abstract: ORCAD orcad pcb footprint ORCAD BOOK electrical symbol fpga orcad schematic symbols all electrical symbol electronic schematic electrical symbols
Text: Board Design and Simulation Using OrCAD Express OrCAD Express complements the Xilinx We take you to the leaders. HDL VERIFICATION SPECIAL SECTION by Troy Scott, Technical Product Manager, OrCAD , PCB layout netlist), OrCAD set out to ensure that, with OrCAD Express, it would be easy to verify , Simulation Figure 1. Programmable logic in the system design workflow. OrCAD Express includes Xilinx , gate-level simulation of OrCAD Express. Schematic debugging is eased with schematic cross-probing and


Original
PDF
1994 - "8 bit full adder"

Abstract: 4 bit binary subtractor using ic 74xx cb4ce Lattice PDS Version 3.0 users guide g22v10 DIGITAL CLOCK USING 74XX IC Pal20v8 GAL programming Guide data sheet IC 74xx series 74xx ttl
Text: XEPLD Schematic Design Guide OrCAD Components , squares in the schematic. If you have run XDraft 7 on an OrCAD schematic, the incompatible components , . Step 8 - Perform Timing Simulation. OrCAD Procedure , OrCAD . Step 3 - Enter Draft and Draw the Design . , Design Choosing Components . 2-1 When to


Original
PDF
1999 - stopwatch vhdl

Abstract: orcad ORCAD BOOK VHDL code of lcd display Xilinx xcr VHDL code of lcd display led watch module vhdl code 7 segment display led watch module electronic tutorial circuit books ModelSim
Text: Chapter 1 OrCAD /ModelSim Tutorial for CPLDs This tutorial shows you how to use OrCAD Capture , . It also describes the use of Model Technology's ModelSim for simulation. The OrCAD Capture schematic module design flow is illustrated using the addmult design. The OrCAD Capture Express module , "XCR Timing simulation" Design Description This tutorial provides the Amult design for the OrCAD Schematic module and the Watch design for the OrCAD Express module. The OrCAD Tutorial 1-1 OrCAD


Original
PDF XC9500/XL/XV stopwatch vhdl orcad ORCAD BOOK VHDL code of lcd display Xilinx xcr VHDL code of lcd display led watch module vhdl code 7 segment display led watch module electronic tutorial circuit books ModelSim
2000 - orcad components footprints

Abstract: sub-woofer pc amplifier schematic circuit diagram MC34072D mc3407 toshiba a10 motherboard IEC958 CS4334 CS4201 MEAS100 CMK4630-10
Text: ( OrCAD ® 7.2 format), PCB job files (PADS® ASCII), PCB artwork files, and bill of materials. This , .4 2.8 EMI Components , . CrystalClear is a trademark of Cirrus Logic, Inc. Intel is a registered trademark of Intel Corporation. OrCAD is a registered trademark of OrCAD , Inc. PADS is a registered trademark of, PADS Software, Inc , was given to the particular components used on the CRD4201-1 board with cost, performance, and package


Original
PDF CRD4201-1 CRD4201-1 CS4201 CS4334 20-bit 18-bit IEC-958) CMK4201-1 orcad components footprints sub-woofer pc amplifier schematic circuit diagram MC34072D mc3407 toshiba a10 motherboard IEC958 MEAS100 CMK4630-10
2004 - plx 9054 fpga dma vhdl

Abstract: 8114RDK vhdl code for pci 9056 mpc 9700 plx vhdl code PCI9080-3 plx 9030 plx 9052 PCI 6140-AA33PC G PCI 9656 schematic
Text: product line is distinguished by featuring the lowest power, highest performance and smallest footprints , provided Motorola MPC860T PowerQUICC User provided Footprints available on board Motorola MPC860 PowerQUICC User provided Footprints available on board Motorola MPC860 PowerQUICC Footprints available on board Footprints available on board Footprints available on board SDRAM - - - 32 Mbytes (8M x 32) 32 Mbytes (8M x 32) Footprints available on Board


Original
PDF 32-bit 33/66MHz; 64-bit plx 9054 fpga dma vhdl 8114RDK vhdl code for pci 9056 mpc 9700 plx vhdl code PCI9080-3 plx 9030 plx 9052 PCI 6140-AA33PC G PCI 9656 schematic
Motorola modem schematic diagram 56k

Abstract: intel i5 MOTHERBOARD pcb CIRCUIT diagram MC330780 MC78L05 TOTX173 intel i5 databook Motorola modem schematic diagram ORCAD PCB LAYOUT BOOK MOTHERBOARD pcb CIRCUIT diagram pc motherboard schematics
Text: kit. Included in the kit are a full set of schematic design flies ( OrCAD ® 7.2 format), PCB job files , registered trademark of Intel Corporation. OrCAD is a registered trademark of OrCAD , Inc. PADS is a , the components for the various an alog audio connections, and the 24.576 MHz crys tal master clock , associated components may or may not be necessary depending on the audio inputs im plemented. A full feature , tains the components for a headphone amplifier. The Modem Audio, CD In, Audio In, and Aux In headers are


OCR Scan
PDF CS4297 CRD4297-1 1/10W, 1/10W Motorola modem schematic diagram 56k intel i5 MOTHERBOARD pcb CIRCUIT diagram MC330780 MC78L05 TOTX173 intel i5 databook Motorola modem schematic diagram ORCAD PCB LAYOUT BOOK MOTHERBOARD pcb CIRCUIT diagram pc motherboard schematics
1996 - ORCAD PCB LAYOUT BOOK

Abstract: orcad pcb footprint fpga orcad schematic symbols MPA1000 signal path designer
Text: . Refer to the appropriate OrCAD reference documentation regarding the proper use of these components , ANxxxx Application Note Using OrCAD 's Capture and Simulate with the MPA Design System Prepared by Derrick H.J. Klotz Motorola Field Applications Engineer APPLICATION NOTE Using OrCAD , OrCAD 's Capture and Simulate programs as the front end schematic capture and logic simulation design , understand only those components passed to it from the MACROLIB, MICROLIB and MPA1000 libraries provided


Original
PDF
2005 - SX3002

Abstract: NE555L ac DC supplies MEAN WELL schematic sx2005 block diagram the project automatic room power pspice model list transistor resistor hv pspice schematic diagram atom DIP40
Text: . 4 OrCad Capture Design Overview , . 22 OrCad and Capture are trademarks of Cadence Design Systems Inc. Windows is a trademark of , system consists of a collection of familiar electronic components , such as op-amps, comparators , operate with the OrCad Capture / PSpice suite of PC based design tools from Cadence Design Systems. The OrCad toolset is a popular, low-cost, well supported Windows-based design package. " Orcad Unison EE" is


Original
PDF N22356 N26631 SX3002 N20995 N32935 N28726 N29728 SX3002 NE555L ac DC supplies MEAN WELL schematic sx2005 block diagram the project automatic room power pspice model list transistor resistor hv pspice schematic diagram atom DIP40
Supplyframe Tracking Pixel