The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC2656CIFE-L16#TRPBF Linear Technology LTC2656 - Octal 16-/12-Bit Rail-to-Rail DACs with 10ppm/°C Max Reference; Package: TSSOP; Pins: 20; Temperature Range: -40°C to 85°C
LT1126CJ8 Linear Technology IC DUAL OP-AMP, 200 uV OFFSET-MAX, 65 MHz BAND WIDTH, CDIP8, 0.300 INCH, HERMETIC, CERAMIC, DIP-8, Operational Amplifier
LT1057CJ8 Linear Technology IC DUAL OP-AMP, 1400 uV OFFSET-MAX, 5 MHz BAND WIDTH, CDIP8, 0.300 INCH, HERMETIC SEALED, CERDIP-8, Operational Amplifier
DC1746A-B Linear Technology EVALUATION KIT LOW EM1 LTM2881-5
LT685CH Linear Technology IC COMPARATOR, 2500 uV OFFSET-MAX, 5.5 ns RESPONSE TIME, MBCY10, METAL CAN, TO-5, 10 PIN, Comparator
LTC2262CUJ-12#TRPBF Linear Technology LTC2262-12 - 12-Bit, 150Msps Ultralow Power 1.8V ADC; Package: QFN; Pins: 40; Temperature Range: 0°C to 70°C

mip 836 ic Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2006 - trs stereo jack female jack

Abstract: pcb 3.5mm female stereo pins kp1040 3.5mm mono jack pinout female AN2465 1N4148 3.5mm Stereo jack pinout female TTS4956 stereo socket trs connector audio connector
Text: 5 V power supply. The device functions are controlled via an I²C bus, which minimizes the number of , digitally by the control registers which are programmed via the I²C interface. It also features an internal , Speaker P/N Mono L/O 0 SD SD SD SD 1 SD SD GX ( MIP + MIN) SD 2 SD SD GX (RIN + LIN) SD 3 GX ( MIP + MIN) GX ( MIP + MIN) SD SD 4 G x RIN G x LIN SD SD 5 SD SD SD GX ( MIP + MIN) 6 SD SD SD GX (RIN + LIN


Original
PDF AN2465 TS4956 RS232 trs stereo jack female jack pcb 3.5mm female stereo pins kp1040 3.5mm mono jack pinout female AN2465 1N4148 3.5mm Stereo jack pinout female TTS4956 stereo socket trs connector audio connector
PSB 2165 H

Abstract: PSB 2165
Text: 1.1 Features PSB 2165 CMOS IC · Applications in digital terminal equipment featuring voice , / SBC 4 SA [ 5 DD [ 6 3 2 1 28 27 SD [ SC [ SB [ SA [ OD [ DU/SIP [ XINP [ XINN [ MIN [ MIP , MIN Í MIP [ 10 11 PSB 2165 22 ] DCL/CLK 21 20 ^S S A 19 ^REF 23 ] SPI 22 ] DCL/CLK 1 , . 19 8 19 8 K ref 0 9 9 XINP XINN 1 1 11 10 11 10 MIP MIN 1 1 12 , H l l U RS A u xilia ry | XINP XINN MIP MIN FHM LSP LSN HOP HON SA SB SC SD PZ1 FSC DCL/CLK ^DD V


OCR Scan
PDF
2001 - Neuron Chip 3150 MIP application

Abstract: Microprocessor Interface Program Neuron Chip 3150 CYPRESS SLTA-10 Neuron Chip 3150 mip 386
Text: LONWORKS MIP /DPS Developer's Kit Model 23210 ® Description The Microprocessor Interface Program ( MIP ) is firmware for the Neuron Chip that transforms the Neuron Chip into a communications coprocessor for an attached host processor. The MIP enables the attached host to implement LONWORKS , . The MIP opens the LONWORKS protocol to a variety of hosts including PCs, workstations, embedded microprocessors, and micro-controllers. Several versions of the MIP are available. The MIP /DPS is the highest


Original
PDF 03-0333-01A Neuron Chip 3150 MIP application Microprocessor Interface Program Neuron Chip 3150 CYPRESS SLTA-10 Neuron Chip 3150 mip 386
2001 - MIP 289

Abstract: neuron 3120 3120E2 Neuron Chip 3120 MIP application 078001 LON neuron 3120 Neuron Chip 3150 MIP application SLTA-10 68HC16 68HC11
Text: LONWORKS MIP /P20 and MIP /P50 Developer's Kit Model 23200 ® Description The Microprocessor Interface Program ( MIP ) is firmware for the Neuron Chip that transforms the Neuron Chip into a communications coprocessor for an attached host processor. The MIP enables the attached host to implement , network variables. The MIP opens the LONWORKS protocol to a variety of hosts including PCs, workstations, embedded microprocessors, and micro-controllers. The MIP /P20 and MIP /P50 versions of the MIP use an 11


Original
PDF MIP/P20 MIP/P50 11-pin 03-0332-01A MIP 289 neuron 3120 3120E2 Neuron Chip 3120 MIP application 078001 LON neuron 3120 Neuron Chip 3150 MIP application SLTA-10 68HC16 68HC11
2005 - mip 836

Abstract: DS1678 DS1678S S1678 mip 0245 MIP 2f
Text: recorded before the mission is stopped, and the values in the MIP and ME bits do not change to zeros until , MIP CM LOBAT ROF 0 ALMF Status Byte 1 Byte 2 Byte 3 Byte 32 Higher , mission starts when the first event occurs by activating INT. When INT is activated, the MIP bit in the , one. The second way to start a mission is write a one to the MIP bit of the Status Register over the I2C interface. When MIP is written to one, the ME bit in the Control Register is automatically set to


Original
PDF DS1678 DS1678 16bit mip 836 DS1678S S1678 mip 0245 MIP 2f
2005 - mip 836

Abstract: mip 836 ic MIP 284 DS1678S equivalent DS1678 DS1678S mip 0245 MIP 2f
Text: recorded before the mission is stopped, and the values in the MIP and ME bits do not change to zeros until , MIP CM LOBAT ROF 0 ALMF Status Byte 1 Byte 2 Byte 3 Byte 32 Higher , mission starts when the first event occurs by activating INT. When INT is activated, the MIP bit in the , one. The second way to start a mission is write a one to the MIP bit of the Status Register over the I2C interface. When MIP is written to one, the ME bit in the Control Register is automatically set to


Original
PDF DS1678 DS1678 16bit 56-G5005-000 56-G4010-001 mip 836 mip 836 ic MIP 284 DS1678S equivalent DS1678S mip 0245 MIP 2f
1999 - "16-bit dsp" modem

Abstract: 218x example MIP 165 G.729 chip G.711 G.729 chip ADSP-2100 G.729 LQFP MIP 144 EZ 729 "analog devices" adsp 2181 and byte DMA
Text: processing and improved C-compiler efficiency, with power consumption better than 0.4mA/ MIP , the ADSP , -LQFP 32K 48K 2 Yes Yes 75 0.4 mA/ MIP 2.5V 100-LQFP 32K 48K 2 Yes Yes 66 0.4 mA/ MIP 2.5V ADSP-2188M 100-LQFP 48K 56K 2 Yes Yes 75 0.4 mA/ MIP 2.5V ADSP-2187L 100-LQFP 32K 32K 2 Yes Yes 52 0.8 mA/ MIP 3.3V 100-LQFP 32K 32K 2 Yes Yes 40 0.8 mA/ MIP 3.3V ADSP-2186L 100-LQFP 8K


Original
PDF ADSP-218x 16-bit Hz/75 ADSP-218x ADSP-2100 32-bit H3408b-15-5/99 "16-bit dsp" modem 218x example MIP 165 G.729 chip G.711 G.729 chip G.729 LQFP MIP 144 EZ 729 "analog devices" adsp 2181 and byte DMA
2005 - mip 836

Abstract: No abstract text available
Text: the MIP and ME bits do not change to zeros until the mission is complete. During an event-log , TR0 EOSC Control MIP CM LOBAT ROF 0 ALMF Status Byte 1 Byte 2 Byte 3 , . When INT is activated, the MIP bit in the Status Register is set to one, the current time/date is , MIP bit of the Status Register over the I2C interface. When MIP is written to one, the ME bit in the Control Register is automatically set to one. When the MIP bit is written to one, the mission is started


Original
PDF DS1678 DS1678 16bit mip 836
2005 - mip 836

Abstract: mip 0245 DS1678S equivalent DS1678 DS1678S Record STA 12 S1678
Text: recorded before the mission is stopped, and the values in the MIP and ME bits do not change to zeros until , MIP CM LOBAT ROF 0 ALMF Status Byte 1 Byte 2 Byte 3 Byte 32 Higher , mission starts when the first event occurs by activating INT. When INT is activated, the MIP bit in the , one. The second way to start a mission is write a one to the MIP bit of the Status Register over the I2C interface. When MIP is written to one, the ME bit in the Control Register is automatically set to


Original
PDF DS1678 DS1678 16bit mip 836 mip 0245 DS1678S equivalent DS1678S Record STA 12 S1678
MIP 252

Abstract: MIP 801
Text: DS1615 PRELIMINARY s e m ic o n d u c to r DALLAS Temperature Recorder D S 1 6 1 5 , IN S O IC (300 MIL) PIN DESCRIPTION Vbat X1 X2 NC INSPEC OUTSPEC Battery Supply Crystal Input , (reads OOh) (reads OOh) Current Temperature Start Delay Register (LSB) Start Delay Register (MSB) MIP SIP , one minute. Writing a 0 to the MIP bit in the Status regis ter completes the mission. Upon initiation , will generate four low pulses simultaneously. 2. The Mission-in-Progress ( MIP ) bit in the Status


OCR Scan
PDF DS1615 MIP 252 MIP 801
2014 - Not Available

Abstract: No abstract text available
Text: MIP /Firewatch IP series units can be used as a backup unit that reports to the secondary destination. Teldat’s MIP /Firewatch IP series units will continue to report to the backup VisorALARM PLUS receiver , restored. In cases where the backup VisorALARM PLUS also fails, the MIP connects the telephone line to the Teldat’s MIP / Firewatch IP series unit, so that it can be used as an additional level of backup , Teldat MIP and Firewatch IP series devices. • Encryption: Uses 512 bit AES encryption algorithm for


Original
PDF DB-25
2006 - mip 290

Abstract: SINUS GX MIP 165
Text: Operating from VCC = 2.7V to 5.5V I²C bus control interface 20mW output power @ VCC = 3.3V, THD = 1%, F = , functions are controlled via an I²C bus, which minimizes the number of external components needed. The , registers which are programmed via the I²C interface. It has also an internal thermal shutdown protection mechanism. LIN VCC MIN SRP+ BYPASS I2CVCC SRN- MIP GND SCL Applications , Ratings I²C electrical characteristics Parameter Maximum Low Level Input Voltage on pin SDA, SCL Minimum


Original
PDF TS4956 -34dB TS4956 Flip-Chip18 mip 290 SINUS GX MIP 165
74xxx

Abstract: TQFP80 footprint UPSD3454EVB40T6 ALL-11P3 uvision uPSD3300 ALL-11P2 RLink jtag pin TQFP52 DK3200
Text: 4.5 - 5.5 Y Ind TQFP80 Prod uPSD3422EVB40T6 10 MIP /40 64K 32K 4K 16 , uPSD3422EB40T6 10 MIP /40 64K 32K 4K 16 Full 8/10-bit 9 6 2 1 1 1 Y Y 36 4.5 - 5.5 N Ind TQFP52 Prod uPSD3433EVB40U6 10 MIP /40 128K 32K 8K , Sp ee d AD C C Re so h / lu tion Time r/Co u nte rs PWM Ch UA R T 64K 10 MIP /40 cells 10 MIP /40 uPSD3422EB40U6 Pe a k P erE @ Clo c k MH z uPSD3422EVB40U6 ST P art


Original
PDF 8051-based 32-bit 16-Bit TQFP52 uPSD3212CV-24U6 MIP/24 TQFP80 uPSD3212C-40U6 MIP/40 74xxx TQFP80 footprint UPSD3454EVB40T6 ALL-11P3 uvision uPSD3300 ALL-11P2 RLink jtag pin DK3200
2010 - DS0813

Abstract: DSPG TOYOGIKEN TIBOX MIP 320 f DS1217
Text: 灰色门 MIP -325 300×400×200 MIP -43 W H D Model 型号 Transparent Door 透明门 MIP -325PT MIP -43PT Metal Mounting plate 底 板 Dimension A B C D MP-325 310 150 248 175 MP-43 280 120 60 90 400×400×200 MIP -44 MIP -44PT MP-44 280 220 60 90 400×500×200 MIP -54 MIP -54PT MP-54 380 220 60 90 400×600×230 MIP -64 MIP -64PT MP-64 480 220 60 90 500×600×230 10 MIP -65 MIP


Original
PDF MIP-65 MIP-65PT MP-65 MIP-86 MIP-86PT MP-86 MIP-325 MIP-43 MIP-44 MIP-54 DS0813 DSPG TOYOGIKEN TIBOX MIP 320 f DS1217
2001 - mip 0245

Abstract: No abstract text available
Text: finish being recorded before the mission will be stopped and the values in the MIP and ME bits will not , 12/24 10 HR HOUR ALARM 10 HR 0 0 0 0 DAY-OF-WEEK ALARM (reads 00h) CLR MEM CLR DIS1 MIP DIS0 CM RO , ); by a host writing a 1 to the MIP bit of the Status register over the serial interface which , (DISx) bits of the Control Register. Writing a 0 to the MIP bit in the Status register completes the , events that are being recorded have completed. The value in the MIP and ME bits will remain a 1 until the


Original
PDF DS1678 250ns 1250ns 200pF mip 0245
2002 - MIP 284

Abstract: mip 0245 DS1678S sample log sheet of light monitoring Total-Elapsed-Time Recorder DS1678 DT-26S J-STD-020A
Text: be stopped and values in the MIP and ME bits will not change to 0's until the mission has completed , DIS1 DIS0 RO TR1 TR0 COE MIP CM LOBAT ROF 0 ALMF Byte 1 Byte 2 , different methods (See Figure 7); by a host writing a 1 to the MIP bit of the status register over the , in the DISx bits of the control register. Writing a 0 to the MIP bit in the Status register , once any events that are being recorded have completed. The value in the MIP and ME bits will remain a


Original
PDF DS1678 2000-compliant 32-byte, 250ns 1250ns 200pF MIP 284 mip 0245 DS1678S sample log sheet of light monitoring Total-Elapsed-Time Recorder DS1678 DT-26S J-STD-020A
2000 - mip 0245

Abstract: DS1678 DS1678S DT-26S J-STD-020A
Text: mission will be stopped and the values in the MIP and ME bits will not change to 0's until the mission , DIS1 DIS0 RO TR1 TR0 COE MIP CM LOBAT ROF 0 ALMF Byte 1 Byte 2 , to the MIP bit of the Status register over the serial interface which automatically sets the Mission , the Control Register. Writing a 0 to the MIP bit in the Status register completes the mission and , being recorded have completed. The value in the MIP and ME bits will remain a 1 until the mission has


Original
PDF DS1678 mip 0245 DS1678 DS1678S DT-26S J-STD-020A
au1550-500mbd

Abstract: au1100-400mbd AU1100-333MBC AGXD466EEXD0BD au1550 AGXD533AAXF0CD ElanSC520-133AD AU1100-333MBD AU1100-333MBF AM79C973BVD
Text: Am79C973B PQR Am79C975B PQL Am79C975B PQR Am79C976 PQR MIP Au1000 LBB Au1500 LBA Au1100 LBA Au1550 , (Pb-free) and Pb-Reduced products can be identified by their OPN and topside marking. EPD, NPD, MIP Some , datasheet). For EPD, NPD, and MIP products this last character now shows A D V A N C E D M I C R O 2 , (see datasheet) F = Lead Free Industrial Operating Temperature Range (see datasheet) I = MIP Extended Operating Temperature Range (see datasheet) F = Lead Free MIP Extended Operating Temperature Range (see


Original
PDF 2002/95/EC, OGF453 ANXL1250FYC3S ANXL1250FYC3M ANXL1500FGC3S ANXL1500FGC3M ANXS1750FXC3S ANXS1750FXC3M au1550-500mbd au1100-400mbd AU1100-333MBC AGXD466EEXD0BD au1550 AGXD533AAXF0CD ElanSC520-133AD AU1100-333MBD AU1100-333MBF AM79C973BVD
2006 - ic MIP 411

Abstract: MIP 411
Text: 2.7 V to 5.5 V I²C bus control interface 38 mW output power @ VCC = 3.3 V, THD = 1%, F = 1 kHz, with , from a 5 V power supply. The device functions are controlled via an I²C bus, which minimizes the number , controlled digitally by the control registers which are programmed via the I²C interface. It has also an internal thermal shutdown protection mechanism. VCC MIN SRP+ SRN- I2CVCC MIP GND SCL , this condition. 2. With heat sink surface 120mm2 Table 3. Symbol I2CV CC I²C electrical


Original
PDF TS4956 32-step TS4956 Flip-Chip18 TS4956EIKJT ic MIP 411 MIP 411
2006 - ic MIP 411

Abstract: MIP 411 1N4148 BS170 JESD97 KP1040 TS4956 TS4956EIJT
Text: V I²C bus control interface 38 mW output power @ VCC = 3.3 V, THD = 1%, F = 1 kHz , with 0.3% THD+N from a 5 V power supply. The device functions are controlled via an I²C bus, which , the TS4956 are controlled digitally by the control registers which are programmed via the I²C interface. It has also an internal thermal shutdown protection mechanism. SRP+ MIP SRN- GND , cause dysfunction of I2C bus in this condition. 2. With heat sink surface 120mm2 Table 3. I²C


Original
PDF TS4956 32-step TS4956 Flip-Chip18 ic MIP 411 MIP 411 1N4148 BS170 JESD97 KP1040 TS4956EIJT
2005 - Daiwa DT-26S

Abstract: No abstract text available
Text: stopped and values in the MIP and ME bits will not change to 0’s until the mission has completed , DAY-OF-WEEK ALARM Reserved DIS1 DIS0 RO TR1 TR0 COE Control MIP CM LOBAT ROF , writing a 1 to the MIP bit of the status register over the serial interface which automatically sets the , . Writing a 0 to the MIP bit in the Status 8 of 25 DS1678 register completes the mission and , completed. The value in the MIP and ME bits will remain a 1 until the mission has completed, even if they


Original
PDF DS1678 DS1678 16-bit Daiwa DT-26S
sc14cvm

Abstract: SC14CVM1.9FL walkie-talkie walkie-talkie circuit SC14CVM2.4FL walkie talkie walkie talkie circuit SC14428 LMX4168 digital walkie talkie circuit
Text: with details of the DECT or WDCT MIP Edition 1/2004 ic e p pr 00-u 2.4FL 1 CV M SC14 EV , K DEV M1.9 V T .­ 2780 C SC14 ic e p pr 00-u 1.9FL 1 CV M SC14 .75 26 SC14CVM Cordless Voice Module from National Semiconductor Based on National Semiconductor's SC14428 baseband IC and LMX4168 or LMX4268, the Cordless Voice Module (CVM) is a combined RF and baseband unit , the CVM with a standard PC via the serial interface. Antonio Cinelli, EBV Modena MIP Edition 1


Original
PDF SC14CVM SC14428 LMX4168 LMX4268, sc14cvm SC14CVM1.9FL walkie-talkie walkie-talkie circuit SC14CVM2.4FL walkie talkie walkie talkie circuit SC14428 digital walkie talkie circuit
2001 - MIP 2f

Abstract: MIP 284 DS1678 DS1678S DT-26S J-STD-020A DS1678S equivalent mip 0245
Text: be stopped and values in the MIP and ME bits will not change to 0's until the mission has completed , ) CLR MEM CLR DIS1 DIS0 RO TR1 TR0 COE MIP CM LOBAT ROF 0 ALMF , different methods (See Figure 7); by a host writing a 1 to the MIP bit of the status register over the , in the DISx bits of the control register. Writing a 0 to the MIP bit in the Status register , once any events that are being recorded have completed. The value in the MIP and ME bits will remain a


Original
PDF DS1678 2000-compliant 32-byte, 250ns 1250ns 200pF MIP 2f MIP 284 DS1678 DS1678S DT-26S J-STD-020A DS1678S equivalent mip 0245
2002 - Not Available

Abstract: No abstract text available
Text: CLK VEE IMOD 50 Ω(1) VCC 50 Ω(1) VIP CLKN RZ / NRZ Mode MIP RZ 1â , Current at MIP pin. VEE + 2.7 V Voltage at VIP pin. V Voltage at VIP pin. V VEE = â , temperature and supply, closed-loop VIP and MIP control is recommended. AC Characteristics This section , Voltage at RZ, DCC, MIP , DOUT, DOUTN VEE 0 V Voltage at VMOD VEE VEE + 4.0 V TJ , Electrostatic discharge voltage, human body model MIP and VIP pins –50 50 V All other pins â


Original
PDF VSC7992 OC-192 SDH/STM-64 VSC7992 G52410
2002 - G52410

Abstract: No abstract text available
Text: DOUTN DINN VEE CLK VEE IMOD 50 Ω(1) VCC 50 Ω(1) VIP CLKN RZ / NRZ Mode MIP , 500 625 mA 3 4.4 Ω 125 mA Current at MIP pin. VEE + 2.7 V Voltage at , . Voltage at DCC pin. 1. For stability over temperature and supply, closed-loop VIP and MIP control is , €“7.5 0 V –3 V Voltage at DIN, DINN, CLK, CLKN Voltage at RZ, DCC, MIP , DOUT, DOUTN VEE , body model MIP and VIP pins –50 50 V All other pins –100 100 V


Original
PDF VSC7992 OC-192 SDH/STM-64 VSC7992 G52410 VSC7992FX
Supplyframe Tracking Pixel