The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
DC392A-C Linear Technology LTC1628 or LTC3728 Evaluation Kit
DC392A-B Linear Technology LTC1628 or LTC3728 Evaluation Kit
DC392A-A Linear Technology LTC1628 or LTC3728 Evaluation Kit
LF198AJ8 Linear Technology IC SAMPLE AND HOLD AMPLIFIER, CDIP8, Sample and Hold Circuit
LF198AN8 Linear Technology IC SAMPLE AND HOLD AMPLIFIER, PDIP8, Sample and Hold Circuit
LF198AS Linear Technology IC SAMPLE AND HOLD AMPLIFIER, PDSO, Sample and Hold Circuit

gate count Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
KCC CL-30

Abstract: HS173 HG62E11 HS153 TTL 74 series HS135 HS153 sn j hs-135 HG62E33 HG62E22
Text: chips with high gate count /pads from 770/68 to 24,020/272. These chips can replace not only CMOS logics , HG62E33 Gate count 770 1162 1515 2178 3297 Max. pad count 68 80 86 102 120 Package type and max , Gate count 4309 5821 7488 10076 13015 18176 24020 Max. pad count 100 118 138 162 190 230 272 , CELL LIBRARY 1. Input/Output Buffers Macrocell Equivalent Gate Count Normalized Load Factor Clamp , Equivalent Gate Count Normalized Load Factor Clamp Level when Open Symbol Symbol No. Delay Function


OCR Scan
PDF ADE-206-001 HG62E ADE-206-001C KCC CL-30 HS173 HG62E11 HS153 TTL 74 series HS135 HS153 sn j hs-135 HG62E33 HG62E22
1999 - digital clock using logic gates

Abstract: specifications of and logic gates LCA300K digital clock using gates 8 bit XOR Gates or gates datasheets of the basic logic gates EP20K100 logic gate EP20K200
Text: , using LSI Logic's LCA300K family of standard "sea-of-gates" gate arrays as a reference. Gate Count Specifications Tables 1 and 2 show the features, including gate count specifications, for APEX 20K devices , used entirely for memory functions. Typical Gate Count Typical gate count is the capacity metric indicating the gate array size that can be implemented in an APEX 20K device. Typical gate count assumes , embedded array are used for both memory and logic functions. Maximum System Gate Count Maximum


Original
PDF
1996 - full adder circuit using xor and nand gates

Abstract: sla9000 XC5000 X4956 full adder circuit using nor gates XC4008E XC4013E Product Selection Guide xilinx XC4025E XC4005E
Text: APPLICATION NOTE Gate Count Capacity Metrics for FPGAs ® XAPP 059 August 1, 1996 (Version , carry logic. Using Table 3 as a guide, the potential gate count for a single CLB can be derived. (Table , 100K 40K - 130K 1 Gate Count Capacity Metrics for FPGAs Table 2: XC5000 Series FPGA Capacity , flip-flop D flip-flop with set or reset D flip-flop with reset and clock enable Gate Count 1 4 6 9 , XC4000 and XC5000 Series devices is calculated assuming about 2/3 of the " gate count per logic block


Original
PDF XC4000 XC5000 full adder circuit using xor and nand gates sla9000 X4956 full adder circuit using nor gates XC4008E XC4013E Product Selection Guide xilinx XC4025E XC4005E
82C51 NEC

Abstract: 82c51 NEC 82c55 z80 microprocessor memory management 74HC00 74hc xor gate NEC uPD780-1 Z80
Text: G ate Arrays w ith Built-in CPU Core P I« 26 000 162 32 000 178 Total gate count I/O pin count , Interna] gate Delay time Input level Usable gate count Supply current Supply voltage Package Input buffer , , Sharp also offers short turnaround time gate arrays with a built-in CPU core. In order to meet even , Built-in Z80 or V20HL/V30HL CPU cores · Short developm ent time with gate array systems (Custom logic section consists of channel-free "Sea-of-Gate" type gate arrays.) · Available for various selections of


OCR Scan
PDF V20HL/V30HL, 82CXX 82C50) 82C59) 82C37) 82C84) 82C88) 82C51) 82C54) 82C55) 82C51 NEC 82c51 NEC 82c55 z80 microprocessor memory management 74HC00 74hc xor gate NEC uPD780-1 Z80
82c51

Abstract: 74HC00 74hc xor gate 74HCxx 74HC191
Text: series Total gate count I/O pin count CPU Core Operating frequency Process Internal gate Delay time Input buffer Output buffer Input level Usable gate count Supply current Supply voltage Package 3 500 96 , ) * 1 Som e types of packages are unusable d ep ending on the pin or gate count . Q FJ=P LC C 27 , SINGLE-CHIP SYSTEMS (CPU CORES) Gate Array with Built-in CPU Core In a d d itio n to c o n v e , · S hort developm ent time with gate array systems (Custom logic section consists of channel-free


OCR Scan
PDF 82CXX 82C50) 82C51) 82C54) 82C55) 82C59) 82C37) 82C84) V20HL/V30HL V20HL 82c51 74HC00 74hc xor gate 74HCxx 74HC191
SJK 16.000

Abstract: N03P A05-2 SJK 10.000 nand gate layout Structure of D flip-flop Nand gate Oscillator NA3 NA4 T Flip-Flop Gate array logic
Text: Sea-of-gate structure On-chip CMOS Z80 CPU core Total gate count and I/O buflers LZ9C series Total gate count , 32000 178 * Usable gate count should be 60 percent of total gates. Delay time: 0.6ns/ gate (F.O. = 3 , . 8. 9. LZ9C Series Lineup Model No. Total gate count Usable gate count I/O buffers Process , NOR gate NOR gate NOR gate POWER NOR gate POWER NOR gate POWER NOR gate Gate count 1 1 2 2 3 1 2 4 , 2-input EXCLUSIVE NOR Function Gate count 3 3 2 2 2 2 3 2 3 4 5 6 7 4 5 7 5 7 7 2 2 3 3 4 7 4


OCR Scan
PDF 82C37 82C50 82C51 82C54 82C55 82C59 82C84 82C88 PCB041 SJK 16.000 N03P A05-2 SJK 10.000 nand gate layout Structure of D flip-flop Nand gate Oscillator NA3 NA4 T Flip-Flop Gate array logic
HG62G019

Abstract: HG62G HG62G027
Text: HG62G014 HG62G019 HG62G027 HG62G035 Gate count 14,540 19,519 27,587 34,797 Pad , in the channel area used. Therefore, the actual gate count d e p e n d s o n th e lo g ic c irc u , latches, flipflops, and shift registers. Calculations for timing design and gate count estim ation should , Function and Macro Name tplh(ns) Equiv. Circuit Clamp Equiv. Level Gate when Count LV Open , of three-state output. Clamp Equiv. Level Gate when Count LV Open Symbol ITS01 CMOSlevel


OCR Scan
PDF HG62G HG62S HG62G, M31T014 HG62G019 HG62G027
s0701

Abstract: C0801 J0501 HG61H09 B0701 Q0601 HD61J HG61H20 L0701 HG61H06
Text: technology. This series has six master chips with wide range of gate count of 448 to 2560, and of I/O , HG61H20 AHG61H25 Gate count 448 660 968 1560 2010 2560 I/O count (max) 54 66 80 84 96 108 RAM on chip , Equivalent Circuit Equivalent Gate Count Normalized Load Factor Clamp Level when Open Symbol Delay , - Macrocell Function Macro Function Name Equivalent Circuit Equivalent Gate Count Normalized Load Factor , Macrocell Equivalent Gate Count Normalized Load Factor Clamp Level when Open Symbol Delay Function


OCR Scan
PDF HG61H FP-80 FP-100 HG61H04 HG61H06 HG61H09 HG61H15 HG61H20 HG61H25 s0701 C0801 J0501 B0701 Q0601 HD61J L0701
HG62G

Abstract: HG62G027 HG62G019 KZL 99 0/ICE2qs01 equivalent
Text: . Therefore, the actual gate count depend s on the log ic circu it. T able 3 show s approximate gate counts , pull-down tp ih frs) Equiv. Circuit Clamp Equiv. Level when Gate Count LV Open Symbol Sym , Totempole output 0T1 V cc— — Sym­ bol No. 3 Equiv. Gate Count Clamp Level when , output. Equiv. Gate Count Sym­ bol No. In­ put Name Out­ put Name *olh , Equiv. Level Gate when Count LV Open Refer to equivalent circuit of three-state output. 5


OCR Scan
PDF E-206-009A HG62G HG62S HG62G, DE-206-009A HG62G027 HG62G019 KZL 99 0/ICE2qs01 equivalent
HG62G

Abstract: HG51BS "gate array" HG62G HG71G HG51B HG71C HG62G010 QFP-296 hg51 HG62S
Text: ASICs Cell-Based ICs HG51 Series Product Process Maximum raw gate count Supply voltage Operating , planning ASICs HG71C Series Process Supply voltage Maximum raw gate count Chip size Cells 0.8 fim , ASICs HG72C Series Process Supply voltage Maximum raw gate count Chip size Cells 0.5 fim CMOS 2/3 AL , (1W-1R) Embedded function array HG72E Product Process Delay time Power consumption Usable gate count , ) (Preliminary) HG72G/72E Product Raw gate count (kgates) Maximum usable gate count (kgates) Metal layer Maximum


OCR Scan
PDF HG51BS HQ51CS HG51D CRAM03A) TQFP-80/100/120, QFP-64/80/100/136/168/208/256/296 PLCC-44/68/84, LQFP-144/176, HG62S 14x20 HG62G "gate array" HG62G HG71G HG51B HG71C HG62G010 QFP-296 hg51
ct 4a05

Abstract: ZNR2 PE 4100 lm 741 using schmitt trigger AO72 MUX21L dflop ic 437 TBB 469 MUX21H
Text: 2-29 2-31 2-33 2-35 2-37 2-39 2-41 2-43 2-46 2-48 2-49 2-51 2-52 2-53 2-54 Non-Inverting Gate MUX Inverting Gate MUX 3-Bit Non-Inverting MUX 4-Bit Non-Inverting MUX mux61h Non-Inverting 6-to-1 MUX mux81 8 , 2-167 2-168 2-169 D Latch D Latch with 2 Scan Clock Control D Latch D Latch with Clear Direct/ Gate Active High Id4 D Latch with Clear Direct/ Gate Active Low Restricted-Use Cells Phase Locked Loops , -micron drawn gate length (0.55-micron effective channel length) HCMOS process technol ogy and offers high gate


OCR Scan
PDF LCA400K 5304A04 DB04-000001-02, ct 4a05 ZNR2 PE 4100 lm 741 using schmitt trigger AO72 MUX21L dflop ic 437 TBB 469 MUX21H
2009 - ATF280

Abstract: 4066c MQFP352 ATF280E-DK 0.18 um CMOS Process 4066C-AERO-07 MQFPF256 ATF280E AT40KEL040KW1-E 0.18-um SRAM
Text: ® ATF280 Re-programmable SEU-hardened FPGAs For low gate count designs, the space market trends towards , gate count of its product line while keeping the main advantages: rad-hard by design, in-system , 130 Gate count (Kgates) 40 5962-0325001QXC MQFPF160 130 40 -55 to +125°C QML Q , design his application without using time-consuming mitigation techniques that can triple FPGA gate count , thus saving expensive development resources and FPGA cost. Specifically designed for


Original
PDF 07/09/2M ATF280 ATF280 4066c MQFP352 ATF280E-DK 0.18 um CMOS Process 4066C-AERO-07 MQFPF256 ATF280E AT40KEL040KW1-E 0.18-um SRAM
2001 - yuv to rgb Verilog

Abstract: rgb yuv Verilog XAPP283 16 bit multiplier VERILOG 8 bit multiplier VERILOG color space converter verilog 4 bit multiplier VERILOG ycbcr color space converter vhdl rgb ycbcr XC2V1000
Text: %) IOB flip-flops 15 Number of GCLKs 1 out of 16 (6%) Total equivalent gate count for design 3,487 Additional JTAG gate count for IOBs 3,264 Timing Summary Minimum period Minimum , GCLKs 1 out of 16 (6%) Total equivalent gate count for design 328,655 Additional JTAG gate , 18s 5 out of 40 (12%) Number of GCLKs 1 out of 16 (6%) Total equivalent gate count for design 23,168 Additional JTAG gate count for IOBs 3,264 Timing Summary Minimum period


Original
PDF XAPP283 yuv to rgb Verilog rgb yuv Verilog XAPP283 16 bit multiplier VERILOG 8 bit multiplier VERILOG color space converter verilog 4 bit multiplier VERILOG ycbcr color space converter vhdl rgb ycbcr XC2V1000
2010 - RTL28

Abstract: CMOS-9HD arm cortex a9 mpcore CB90L cortex a9 qfp 24KEc VHDL code for ADC and DAC SPI with FPGA ARM1136J Ethernet-MAC ic renesas ARM926EJ-STM
Text: CB-40 Cell-based 5 1.3 Gate Array Technology Details FAMILY CMOS-N5 RAW GATE COUNT , macros. FAMILY RAW GATE COUNT # OF METAL LAYERS CORE VOLTAGE I/O VOLTAGES CMOS-12M up to 4.0 , blocks in a gate array technology. FAMILY EA-9HD RAW GATE COUNT 11k ­ 1.6 Mgates (3ML) 592k ­ , , APB, AHB TECHNOLOGY 0.25 µm ­ CB10VX GATE COUNT 250K/440 Kgates (raw) CORE VOLTAGE , -130 RAW GATE COUNT up to 32 Mgates up to 52 Mgates (@M Library) # OF METAL LAYERS up to 8 up


Original
PDF ARM926EJ-S, ARM946E-S, ARM966E-S, ARM11 24KEm, 24KEc, 24KEf R05CS0001ED0101 RTL28 CMOS-9HD arm cortex a9 mpcore CB90L cortex a9 qfp 24KEc VHDL code for ADC and DAC SPI with FPGA ARM1136J Ethernet-MAC ic renesas ARM926EJ-STM
2000 - honeywell hx3000

Abstract: HX306G HX311G HX303G HX3000 HX314G
Text: Characteristics (1) HX303G HX306G HX311G HX314G Total Core Gate Count (3) 235K 440K 925K 1.2M Usable Gate Count 210K 380K 790K 1M 176 240 320 388 Maximum Die I/O , . (3). Future enhancements will increase gate count . *Contact Honeywell for additional I/O options , HIGH PERFORMANCE (SOI) GATE ARRAYS HX3000 FAMILY FEATURES · Fabricated on Honeywell , Power 0.14µ W/ Gate /MHz (3.3V) 0.08µ W/ Gate /MHz (2.5V) · Single- or Multi-Port Gate Array SRAM ·


Original
PDF HX3000 3x105 1x106 1x10-10 honeywell hx3000 HX306G HX311G HX303G HX3000 HX314G
2007 - ITU-R BT.601 to 656 Decoder

Abstract: ycbcr 16bit 8bit BT.601 Silicon Image 1364 gate count Scaler ITU-R ITU-R BT 601 ycbcr to ycbcr osd 656
Text: additional data paths and MVDU Gate Count sources. Gate Count The MVDU provides an AHB slave , available in serveral versions including video data output additional data paths with a minimum gate count of about 120k gates. · Format conversion from YCbCr 4:2:0 to YCbCr 4:2:2 Video data can be , Image acquired sciworx in January 2007. Gate = 2 Input-NAND equivalent, using TSMC 0.13 m process


Original
PDF SiI-PB-1030 ITU-R BT.601 to 656 Decoder ycbcr 16bit 8bit BT.601 Silicon Image 1364 gate count Scaler ITU-R ITU-R BT 601 ycbcr to ycbcr osd 656
2002 - verilog code for MII phy interface

Abstract: No abstract text available
Text: : MAC Core modules HOST D Rx Control and 9; RMON MIB 2; and dot 3 Ethernet MIB · Low gate count · Designed to allow gate count to be Control/ Status Host Interface Clocks & Resets , Overview The PE-MSTAT from Alcatel Corporation is a low gate count , register based, statistics gathering , Application Note widths, and complete removal of counters for decreasing gate module gate count for , generates a Receive Statistics Vector PE-MSTAT and their widths (and hence the gate count ) to which


Original
PDF PD-59018 001-FO verilog code for MII phy interface
2005 - AMBA AXI verilog code

Abstract: BP132 CL013G block diagram for asynchronous FIFO AMBA AXI Logic diagram for asynchronous FIFO awid ARM verilog code AMBA file write AXI verilog code
Text: characteristics · Gate count . 4.1 AC characteristics The asynchronous bridge adheres to the following , process, at a target speed of 200MHz, confirms the timing characteristics. 4.2 Gate count The total , depths in any of the AXI channels increase the gate count , and lower buffer depths decrease the gate count . Table 4 Default FIFO buffer depths AXI channel Legal range Write address 2 1-8


Original
PDF BP132) 0023B AMBA AXI verilog code BP132 CL013G block diagram for asynchronous FIFO AMBA AXI Logic diagram for asynchronous FIFO awid ARM verilog code AMBA file write AXI verilog code
dm024

Abstract: A992 transistor and its equivalent LB 11917
Text: -OR, 2-NAND into 2-NAND fala Full Adder hal Half Adder mux21h Non-Inverting Gate MUX mux211 Inverting Gate MUX mux24p 4-Bit 2-to-l MUX, Non-Inverting mux311 3-Bit Inverting MUX mux41 4 , Low withEnable, Buffered, Double Drive ld3 D Latch with Clear Direct/ Gate Active High ld4 D Latch with Clear Direct/ Gate Active Low IsrO SR Latch lsrl SR Latch with Clear, Set, Separate Gated , Gated Input sld3 D Latch with Synchronous Clear sld4 D Latch with Active Low Gate and Synchronous


OCR Scan
PDF LEA300K DB04-000048-00, D-102 FALU32 32-bit FMPY32 FALU32P dm024 A992 transistor and its equivalent LB 11917
B0701

Abstract: L0701 4000 series CMOS Logic ICs "gate count" J0501 C0801 LPC NAND hg61h09b01 FP100 equivalent HG61H Q0601
Text: technology. This series has six master chips with wide range of gate count of 448 to 2560, and of I/O , HG61H20 AHG61H25 Gate count 448 660 968 1560 2010 2560 I/O count (max) 54 66 80 84 96 108 RAM on chip , XOUT SCHMITT TTL Level ITS SCHMITT CMOS Level ICS Equivalent Circuit Equivalent Gate Count , Macrocell Equivalent Gate Count Norm ali zee Load Factor Clamp Level when Open Symbol Delay Function , HG61H SERIES Macrocell Equiva- I lent Gate Count formalized Load Factor Clamp Level when Open


OCR Scan
PDF HG61H HG61H06 HG61H09 HG61H15 HG61H20 HG61H25 53tUffi FP100 B0701 L0701 4000 series CMOS Logic ICs "gate count" J0501 C0801 LPC NAND hg61h09b01 FP100 equivalent Q0601
1998 - ATL35

Abstract: nand gate layout ATL60
Text: . 7-2 Gate Count Estimation , Timechk "D+CLK" denotes the Setup/ Hold requirement between inputs D and CLK. Gate Count Estimation , accurate equivalent two input NAND gate count , the netlist from Synopsys can be analyzed using v3h (a , yields a precise equivalent two input NAND gate count . ATL35 Cell Library-1.0-12/97 To determine what gate array the circuit will fit on, v3h looks at the I/O pin count , the actual sites required


Original
PDF ATL35 nand gate layout ATL60
L0701

Abstract: HG61H09 C0801 m0801 HD61J Q0601 E070 HG61H09B HG61H B-02-R
Text: technology. This series has six master chips with wide range of gate count of 448 to 2560, and of I/O , HG61H20 AHG61H25 Gate count 448 660 968 1560 2010 2560 I/O count (max) 54 66 80 84 96 108 RAM on chip , Circuit Equivalent Gate Count Normalized Load Factor Clamp Level when Open Symbol Delay Symbol No , Function Name Equivalent Circuit Equivalent Gate Count Normalized Load Factor Clamp Level when Open , rTT CD 1 JT 83 HG61H SERIES- 2. POWER GATES Macrocell Equivalent Gate Count Normalized Load


OCR Scan
PDF HG61H DP-28 DP-40 DP-64 FP-64 FP-80 FP-100 HG61H04 HG61H06 L0701 HG61H09 C0801 m0801 HD61J Q0601 E070 HG61H09B B-02-R
65630

Abstract: uPD7105 UART TTL buffer 65640 CMOS-6A PD71054 CMOS-6S NS16C450 NS16550A 6564
Text: -6 family is designed for cost effective solutions in low end, low gate count applications to be used in all market segments. In addition, specific master steps are tuned for low gate count in combination , layers Gate Count Range (raw) 2k - 70k 42k - 177k Utilisation (Minimum) 65% for 2 metal , layers. The CMOS-6 family provides four masters with high gate count and three metal layers. CMOS , gate count reduction; the number of cells are fewer than that of the standard block, contributing to


Original
PDF set63 65630 uPD7105 UART TTL buffer 65640 CMOS-6A PD71054 CMOS-6S NS16C450 NS16550A 6564
2009 - interface zigbee with 8051

Abstract: parallel communication between two 8051 how to program for 8051 external memory internal and external memories of 8051 memory zigbee interface with 8051 VIRTEX-5 8051 block alu 8051 uart with auto tuning baud rate generator serial communication between 8051 mcs51
Text: as little as 564 Virtex-5 slices. It achieves this low gate count by sharing resources between , . Block Diagram Extremely small gate count , e.g., Virtex-5 = 564 slices Dummy peripheral replacements for even lower gate count Low power consumption Fast: performance is 4.1 times classic 8051 , reload, and dual 8-bit timer. Can count external pulses (1 to 0 transitions) on the corresponding "t0"


Original
PDF MCS51® T8051 8051-Compatible ASM51 R8051XC2 interface zigbee with 8051 parallel communication between two 8051 how to program for 8051 external memory internal and external memories of 8051 memory zigbee interface with 8051 VIRTEX-5 8051 block alu 8051 uart with auto tuning baud rate generator serial communication between 8051 mcs51
2009 - 8051 mcs51

Abstract: interface zigbee with 8051 parallel communication between two 8051 ocds uart with auto tuning baud rate generator block diagram for 8051 transmitter AND RECEIVER documentation for 16 bit alu using clock gating EP3C5F256C6 how to program for 8051 external memory T8051
Text: this low gate count by sharing resources between several stages of instruction set execution, with , gate count , e.g., TSMC .18 ASIC process: CPU only = 2.8K CPU + peripherals = 5.2K (fits in 0.0539 mm2 footprint) Total, with OCDS debug = 8.5K Dummy peripheral replacements for even lower gate count Low power consumption Fast: performance is 4.1 times classic 8051 (Dhrystone MIPS benchmarks , with auto reload, and dual 8-bit timer. Can count external pulses (1 to 0 transitions) on the


Original
PDF MCS51® T8051 8051-Compatible ASM51 R8051XC2 8051 mcs51 interface zigbee with 8051 parallel communication between two 8051 ocds uart with auto tuning baud rate generator block diagram for 8051 transmitter AND RECEIVER documentation for 16 bit alu using clock gating EP3C5F256C6 how to program for 8051 external memory T8051
Supplyframe Tracking Pixel