The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC4257CS8#TRPBF Linear Technology LTC4257 - IEEE 802.3af PD Power over Ethernet Interface Controller; Package: SO; Pins: 8; Temperature Range: 0°C to 70°C
LT4275AIDD#PBF Linear Technology LT4275 - LTPoE++/PoE+/PoE PD Controller; Package: DFN; Pins: 10; Temperature Range: -40°C to 85°C
LT4275BIMS#PBF Linear Technology LT4275 - LTPoE++/PoE+/PoE PD Controller; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT4275AIDD#TRPBF Linear Technology LT4275 - LTPoE++/PoE+/PoE PD Controller; Package: DFN; Pins: 10; Temperature Range: -40°C to 85°C
LT4275BIMS#TRPBF Linear Technology LT4275 - LTPoE++/PoE+/PoE PD Controller; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LT4275AIMS#PBF Linear Technology LT4275 - LTPoE++/PoE+/PoE PD Controller; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C

ethernet uart for DP83640 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2008 - PE multilink

Abstract: ethernet uart for DP83640 Netstat Commands M5234 IEEE1588features M5234BCCKIT IEEE1588 powerline communication project MCF5235RM ab-2 national
Text: Measurement Control Systems, or PTP for short. The IEEE 1588 PTP allows clocks distributed across an Ethernet , directly using the crossover Ethernet cable. This deals with a simple type of connection often used for , , M5234BCCUM. The DP83640 Precision PHYTER device delivers high precision clock synchronization for real time , precision of a close-to-wire timestamp. The DP83640 PHYTER supports the IEEE 1588 real time Ethernet , the microcontroller. Controlled devices can be connected to the DP83640 through GPIO pins. For a


Original
PDF MCF5234 DP83640 M5234BCC M5234BCCKIT PE multilink ethernet uart for DP83640 Netstat Commands M5234 IEEE1588features M5234BCCKIT IEEE1588 powerline communication project MCF5235RM ab-2 national
2010 - pps digital pll synchronize

Abstract: DP83640 AN-2006 block diagram of receiver synchronization DP83640 software gps clock gps reciever LMK03000
Text: of the PTP clock. With this configuration, the 25 MHz reference used for the DP83640 will not track , . However, with the GPS 10 MHz time base output used as the basis for the 25 MHz reference to the DP83640 , allows the PHY to be a master for Synchronous Ethernet operation with the transmit clock frequency , Clock Output. Application Note 1730: DP83640 Synchronous Ethernet Mode: Achieving Sub-nanosecond , between multiple nodes using standard Ethernet connections. In many applications, telecommunications in


Original
PDF AN-2006 pps digital pll synchronize DP83640 AN-2006 block diagram of receiver synchronization DP83640 software gps clock gps reciever LMK03000
2008 - DP83640

Abstract: pps digital pll synchronize DP83640 software
Text: operation, the DP83640 may be used in a 100 Mb synchronous Ethernet mode. In this mode of operation, all , details of Synchronous Ethernet operation, see AN-1730: Application Note 1730 DP83640 Synchronous , significant (see the DP83640 Software Development Guide for more information on PHY Status Frames). , National Semiconductor's DP83640 Precision PHYTER® implements time-critical portions of the IEEE 1588 , from large multiport Ethernet switches to two or three port daisy chain devices. A boundary clock may


Original
PDF DP83640 pps digital pll synchronize DP83640 software
2007 - LMK3000

Abstract: AN1729 pps digital pll synchronize 784C DP83640 Synchronous Ethernet DP838640
Text: a master PTP clock node to utilize a DP83640 device for Synchronous Ethernet mode to 3 , www.national.com DP83640 Synchronous Ethernet Mode: Achieving Sub-nanosecond Accuracy in PTP Applications AN-1730 DP83640 Synchronous Ethernet Mode: Achieving Sub-nanosecond Accuracy in PTP Applications AN , . (See Figure 1.) 30039702 FIGURE 1. DP83640 Internal Clocks with Synchronous Ethernet Mode Disabled www.national.com 2 AN-1730 30039707 FIGURE 3. DP83640 with Synchronous Ethernet


Original
PDF DP83640, AN-1730 LMK3000 AN1729 pps digital pll synchronize 784C DP83640 Synchronous Ethernet DP838640
2010 - R2A25416SP

Abstract: R2A25416SP Renesas R2A25416SP Renesas schematic diagram NP5Q128A13 NP5Q128A13ESFC0E RX62N ethernet uart for RX62N R2A254 R2A25 Okaya lcd
Text: National Semiconductor for the DP83640 Precision PHYTER - IEEE1588 Precision Time Protocol Ethernet , controller for Ethernet controller (E-DMAC) and carries out high-speed data transfer to and from the memory. In addition, Ethernet controller is connected to DP83640 physical receiver chip enabling it to , Pin-count mode (RMII). The Ethernet PHY is configured at power-on reset for Auto-Negotiation, advertising , Module Connections 14 The National Semiconductor 10/100 DP83640 Precision PHYTER® Ethernet PHY


Original
PDF RX62N RX600 RX62N REU10B0009-0100 R2A25416SP R2A25416SP Renesas R2A25416SP Renesas schematic diagram NP5Q128A13 NP5Q128A13ESFC0E ethernet uart for RX62N R2A254 R2A25 Okaya lcd
2012 - R2A25416SP

Abstract: beagle i2c bus R2A25416SP Renesas R2A254 R2A25416SP Renesas schematic diagram ethernet uart for RX62N Okaya lcd NP5Q128A13 RX62N rx62n speaker driver pwm timer
Text: . Ethernet controller is connected to the direct memory access controller for Ethernet controller (E-DMAC , connected to DP83640 physical receiver chip enabling it to perform transmission and reception of Ethernet , 6-8: Ethernet Module Connections 14 The National Semiconductor 10/100 DP83640 Precision PHYTER , UART Boot Mode UART Boot Mode also requires JP13 Short and SW5 configured for Boot Mode. J5 can then , include National Semiconductor for the DP83640 Precision PHYTER - IEEE1588 Precision Time Protocol


Original
PDF RX62N RX600 RX62N REU10B0009-0101 R2A25416SP beagle i2c bus R2A25416SP Renesas R2A254 R2A25416SP Renesas schematic diagram ethernet uart for RX62N Okaya lcd NP5Q128A13 rx62n speaker driver pwm timer
2008 - DP83640

Abstract: MCF5234 M5234BCCKIT IEEE1588
Text: new National Semiconductor DP83640 PHYTER®-an Ethernet PHY transceiver with PTP support. The , .0-Complimentary* Ethernet-enabled ColdFire device. The CodeWarrior Development Studio for standard Ethernet controller used , suite that supports software development Semiconductor DP83640 PHYTER allows for Freescale , National Semiconductor DP83640 PHYTER, the IEEE 1588 PTP Where to Go for Additional Information · , DP83640 PHYTER allowing · 4-channel periodic interrupt timer early development of an IEEE 1588


Original
PDF MCF5234 M5234BCCKIT DP83640 M5234BCCKIT MCF5234IE1588FS IEEE1588 com/IEEE1588. DP83640
2008 - 1838 b

Abstract: IEEE1588 IEEE1588 phy DP83640IEEE1588 DP83640 DP83640IEEE DP83640 software
Text: : DP83640 Synchronous Ethernet Mode: Achieving Sub-nanosecond Accuracy in PTP Applications. (2007 , PTP PTP DP83640 IEEE1588 30061510 PHY 1. MDCMDC 2.0 PHY PTP , PTP PHY0PHY PTP 0 DP83640 PHY MDC25 MHz 31PHY PHYX1MII 25 , 1. PHYGPIO9 PHY 2. PHY1GPIO9 PHY 3. PHY DP83640 PHY1 5.0 4. PHY 5. PHY1PHY , Sync Follow_UpcorrectionField 6.0 IEEE15882 5.1.2 Sync DP83640


Original
PDF DP83640PHYTER IEEE1588PTP IEEE1588 DP83640 DP83640IEEE1588 MDC25 1838 b IEEE1588 IEEE1588 phy DP83640IEEE1588 DP83640 DP83640IEEE DP83640 software
2008 - the RMII Consortium Specification

Abstract: 25MHz-MII RMII PHY DP83640 AN-1405 IEEE-1588 AN1794 RMII Consortium AN-1730
Text: Ethernet with RMII Master In addition to RMII Master mode, National Semiconductor's DP83640 Precision , clock. For more information about Synchronous Ethernet mode, see National Semiconductor Application , Ethernet modes. 4.1 THREE-PORT EXAMPLE In a system comprising a three MAC functions plus three DP83640 , detail regarding use of IEEE- 1588 and Synchronous Ethernet mode. Finally, the DP83640 device offers an , Synchronous Ethernet mode and can provide the reference clocks for all of the downlink port PHYs, thereby


Original
PDF AN-1794 the RMII Consortium Specification 25MHz-MII RMII PHY DP83640 AN-1405 IEEE-1588 AN1794 RMII Consortium AN-1730
2008 - DP83640

Abstract: IEEE1588 MCF5234 IEEE-1588 M5234
Text: new National Semiconductor DP83640 PHYTER®-an Ethernet PHY transceiver with PTP support. The , .0-Complimentary* Ethernet-enabled ColdFire device. The CodeWarrior Development Studio for standard Ethernet controller used , suite that supports software development Semiconductor DP83640 PHYTER allows for Freescale , National Semiconductor DP83640 PHYTER, the IEEE 1588 PTP Where to Go for Additional Information · , DP83640 PHYTER allowing · 4-channel periodic interrupt timer early development of an IEEE 1588


Original
PDF MCF5234 M5234BCCKIT-J DP83640 M5234BCCKIT-J M5234BCCKITJFS IEEE1588 com/IEEE1588. DP83640 IEEE-1588 M5234
2008 - AN1729

Abstract: DP83640
Text: AN-1729 5 www.national.com DP83640 IEEE 1588 PTP For more National Semiconductor , P T P _ R AT E H DP83640 PTP_RATELPTPPTP_TRDH PTP_TRDLPTP 2.0 1. 0x80000x0000 DP83640 DP83640 IEEE 1588 PTP DP83640 IEEE 1588 PTP 10PTP_RATEH IEEE 1588 2. 16PTP_RATEL 250 MHz PTP_RATEL 250 MHz/NN2255 -100 ppm 980.4 kHz125 MHz DP83640 1. 8 ns100 ppm0 , . 0x6DC6PTP_RATEL PTP_RATEH140x4000 1/2"" PTP_RATEL PTP DP83640 8 ns


Original
PDF 1588PTP DP8364026 DP83640PHYTER® 029ppb DP83640 0x80000x0000 DP83640 Hz/NN2255 AN1729
2007 - Not Available

Abstract: No abstract text available
Text: PHYTER™ - IEEE 1588 Precision Time Protocol Transceiver Check for Samples: DP83640 1 Introduction , (PTP), which synchronizes time across an Ethernet network. DP83640 supports IEEE 1588 Real Time Ethernet applications by providing hardware support for three time critical elements. • IEEE 1588 , support for IEEE 1588 for use in a highly accurate IEEE 1588 system. The DP83640 provides features for , , refer to the Software Development Guide for the DP83640 . Real TIme Actions Microcontroller or


Original
PDF DP83640 DP83640
2008 - capacitive coupling ethernet

Abstract: DP83849IF DP83849ID DP83849I DP83849C DP83848YB DP83848VYB DP83848M DP83848I DP83848C
Text: return energy. Differential signals utilize dedicated paths for forward and return energy. Ethernet , introduction of this document, a test system utilizing a DP83640 family device was developed for demonstration , class B compliance for both unshielded and shielded cables. The full report is available in the DP83640 , recommendations were also provided for designing Ethernet network interface systems to meet US and International , Emissions in Ethernet 10/100 LAN Applications Notes For more National Semiconductor product


Original
PDF IEC/CENELEC/CISPR--22/EN55022 DP83640rks AN-1862 capacitive coupling ethernet DP83849IF DP83849ID DP83849I DP83849C DP83848YB DP83848VYB DP83848M DP83848I DP83848C
DP83640

Abstract: DP83640 software "national semiconductor" book IEEE1588 Bradley Semiconductor "ethernet PHY" 1588 switch book national semiconductor IEEE-1588 RMII spec
Text: www.national.com/ ethernet (c) 2009 National Semiconductor Corporation Objectives · Introduce the IEEE 1588 Precision Timing Protocol (PTP) for synchronizing time over an Ethernet network · Describe methods to , replace a standard Ethernet PHY with a National Semiconductor's DP83640 Precision PHY · Records packet , Topologies for industrial Ethernet ", Jim Y. Wong & Tung Ngo, Network Systems DesignLine, Sept 2006 1588 , For more information · For more information on the National DP83640 Precision PHYTER solution check


Original
PDF //ieee1588 DP83640 com/pf/DP/DP83640 DP83640 DP83640 software "national semiconductor" book IEEE1588 Bradley Semiconductor "ethernet PHY" 1588 switch book national semiconductor IEEE-1588 RMII spec
2008 - T2302

Abstract: AN1548 DP83640 Ethernet transformers VBH48A LEN100 FREQ100 DP83640TVV 100BASE-FX "initial synchronization"
Text: frequency to compensate for drift. The DP83640 supports real time triggering activities and captures real , discussion on configuring the IEEE 1588 features, refer to the Software Development Guide for the DP83640 , the Precision Time Protocol (PTP), which synchronizes time across an Ethernet network. DP83640 supports IEEE 1588 Real Time Ethernet applications by providing hardware support for three time critical , , the clocks may be very far apart, and 6.1.1 IEEE 1588 Clock Output The DP83640 provides for a


Original
PDF DP83640 DP83640 T2302 AN1548 Ethernet transformers VBH48A LEN100 FREQ100 DP83640TVV 100BASE-FX "initial synchronization"
2007 - DP83640

Abstract: SC-114 JEDEC
Text: IEEE 1588 Precision Time Protocol Transceiver Check for Samples: DP83640 1 Introduction 1.1 123 , an Ethernet network. DP83640 supports IEEE 1588 Real Time Ethernet applications by providing hardware , capabilities, the DP83640 provides advanced and flexible support for IEEE 1588 for use in a highly accurate IEEE 1588 system. The DP83640 provides features for controlling the clock operation in Slave mode. The , programmed to adjust its frequency to compensate for drift. The DP83640 supports real time triggering


Original
PDF DP83640 DP83640 100BASE-FX 100BASE-TX SC-114 JEDEC
2008 - an1881

Abstract: capacitive coupling ethernet IE-33 transformer DP83849ID DP83849I AN-1881 DP83848YB DP83848VYB DP83848M DP83848C
Text: communications system implementation and testing, a National Semiconductor DP83640 Ethernet Physical Layer device was tested for International Electrotechnical Commission (IEC) immunity test compliance. Results , example, Ethernet utilizes 5 V differential signals for 10MB/second operation, making the selection of , , results from tests utilizing a National Semiconductor DP83640 Ethernet Physical Layer device were , environments. This application note provides key recommendations for implementing serial communication systems


Original
PDF AN-1881 an1881 capacitive coupling ethernet IE-33 transformer DP83849ID DP83849I AN-1881 DP83848YB DP83848VYB DP83848M DP83848C
2007 - DP83640

Abstract: AN1728
Text: components in the Ethernet PHY as shown in Figure 2, the DP83640 Precision PHYTER accesses PTP packets as , -1728 7.0 Summary There are many applications for time synchronized Ethernet that require closer , . National Semiconductor's DP83640 Precision PHYTER provides an easy to implement method for adding high , This application note is applicable to the following product: DP83640 The purpose of the IEEE 1588 Precision Time Protocol (PTP) is to synchronize the time between different nodes on an Ethernet network


Original
PDF DP83640 AN-1728 DP83640 AN1728
2007 - the RMII Consortium Specification

Abstract: DP83640 FREQ100 LEN100 VBH48A 100BASE-FX IC 14511 DP83640 software "initial synchronization"
Text: frequency to compensate for drift. The DP83640 supports real time triggering activities and captures real , to the Software Development Guide for the DP83640 . 6.0 Key IEEE 1588 Features IEEE 1588 provides a time synchronization protocol which synchronizes time across an Ethernet network. DP83640 supports IEEE 1588 Real Time Ethernet applications by providing hardware support for three time critical , DP83640 provides several mechanisms for updating the IEEE 1588 clock based on the synchronization


Original
PDF DP83640 DP83640 the RMII Consortium Specification FREQ100 LEN100 VBH48A 100BASE-FX IC 14511 DP83640 software "initial synchronization"
2007 - Not Available

Abstract: No abstract text available
Text: frequency to compensate for drift. The DP83640 supports real time triggering activities and captures real , to the Software Development Guide for the DP83640 . 6.0 Key IEEE 1588 Features IEEE 1588 provides a time synchronization protocol which synchronizes time across an Ethernet network. DP83640 supports IEEE 1588 Real Time Ethernet applications by providing hardware support for three time critical , DP83640 provides several mechanisms for updating the IEEE 1588 clock based on the synchronization


Original
PDF DP83640 DP83640
2008 - Not Available

Abstract: No abstract text available
Text: frequency to compensate for drift. The DP83640 supports real time triggering activities and captures real , discussion on configuring the IEEE 1588 features, refer to the Software Development Guide for the DP83640 , the Precision Time Protocol (PTP), which synchronizes time across an Ethernet network. DP83640 supports IEEE 1588 Real Time Ethernet applications by providing hardware support for three time critical , control in the PTP_TXCFG0 register. When configured for NTP timestamps, the DP83640 will timestamp


Original
PDF DP83640 DP83640
2010 - DP83640

Abstract: IC 14511 t2253 1468 sd 1459 VBH48A LEN100 FREQ100 DP83640TVV 100BASE-FX "initial synchronization"
Text: frequency to compensate for drift. The DP83640 supports real time triggering activities and captures real , discussion on configuring the IEEE 1588 features, refer to the Software Development Guide for the DP83640 , the Precision Time Protocol (PTP), which synchronizes time across an Ethernet network. DP83640 supports IEEE 1588 Real Time Ethernet applications by providing hardware support for three time critical , , the clocks may be very far apart, and 6.1.1 IEEE 1588 Clock Output The DP83640 provides for a


Original
PDF DP83640 DP83640 IC 14511 t2253 1468 sd 1459 VBH48A LEN100 FREQ100 DP83640TVV 100BASE-FX "initial synchronization"
2009 - 1021 transformer

Abstract: DP83640TVV Advanced Basestation pcf 6B-0F pin diagram of IC 14511 VBH48A LEN100 FREQ100 100BASE-FX DP83640
Text: frequency to compensate for drift. The DP83640 supports real time triggering activities and captures real , discussion on configuring the IEEE 1588 features, refer to the Software Development Guide for the DP83640 , the Precision Time Protocol (PTP), which synchronizes time across an Ethernet network. DP83640 supports IEEE 1588 Real Time Ethernet applications by providing hardware support for three time critical , , the clocks may be very far apart, and 6.1.1 IEEE 1588 Clock Output The DP83640 provides for a


Original
PDF DP83640 DP83640 1021 transformer DP83640TVV Advanced Basestation pcf 6B-0F pin diagram of IC 14511 VBH48A LEN100 FREQ100 100BASE-FX
2008 - DP83640

Abstract: AN1729
Text: in standard Ethernet provides a method for propagating a master clock time to many nodes in a system , discrete jumps in frequency or phase. The DP83640 also offers a method for aligning the phase of the , phase alignment. The DP83640 offers three options for retaining the alignment of CLK_OUT with the 1588 , clock time, the precision of such a signal may not be sufficient for systems requiring extremely low clock jitter. In addition, there may be stringent requirements for clock phase alignment across the


Original
PDF AN-1729 DP83640 AN1729
DP83640

Abstract: AFBR-5803Z high speed parallel to usb IC connector R128 R139 R118 parallel to usb IC connector R117 DP83640 software EVK 233
Text: 10/100 Mb/s Ethernet Products DP83640 Precision PHYTER IEEE 1588 Precision Time Protocol , , the DP83640 internally generates the 50 MHz RMII reference clock from the 25 MHz XTAL. For RMII Slave , DP83640 . Refer to the DP83640 datasheet for details on configuring the device for RMII Master and Slave , Open Open High High High Open Open Open Open Open Open Refer to the DP83640 datasheet for , below for each version of the board. 4 DP83640 DEMO BOARD USER GUIDE Table 3. Default Strap


Original
PDF DP83640 AFBR-5803Z high speed parallel to usb IC connector R128 R139 R118 parallel to usb IC connector R117 DP83640 software EVK 233
Supplyframe Tracking Pixel