The Datasheet Archive

    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Feeds Parts Directory Manufacturer Directory

    Top Results (2)

    Part ECAD Model Manufacturer Description Datasheet Download Buy Part
    EP910LC-40-G Rochester Electronics LLC EP910 - Classic Family EPLD, Logic,450 Gates,24 Macrocells Visit Rochester Electronics LLC Buy
    EP910LC-30 REEL Rochester Electronics LLC EP910 - Classic Family EPLD, Logic,450 Gates,24 Macrocells Visit Rochester Electronics LLC Buy

    ep910 ieee Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags
    EP910

    Abstract: altera EP910
    Text: EP910 EPLD Features High-performance, 24-macrocell Classic EPLD Combinatorial , compatible pin-, function-, and programming file-compatible: EP910 , EP910T, and EP910I Programmable Clock , (CerDIP and PDIP) Figure 11. EP910 Package Pin-Out Diagrams Package outlines no t drawn to scale , EP910 EP910T EP910I 40-Pin DIP EP910 EP910T EP910I Altera Corporation 357 EP910 EPLD Table 3 summarizes EP910 features. Table 3. EP910 Device Features Feature tpo Counter frequency


    OCR Scan     		PDF EP910 24-macrocell EP910, EP910T, EP910I 44-pin 40-pin 24-bit altera EP910
    EP910

    Abstract: No abstract text available
    Text: EP910 EPLDs 'A Data Sheet September 1991, ver. 2 Features □ □ □ □ â , support A ltera's EP910 Erasable Programmable Logic Devices (EPLDs) can implement up to 900 equivalent , EP910 EPLDs use sum -of-products logic that consists of a program m ableAND/fixed-OR structure. They , paths for combinatorial or registered operation in active-high and active-low modes. EP910 macrocells , functions. For example, EP910 EPLDs are ideal for integrating several 20- and 24-pin PAL devices. The CMOS


    OCR Scan     		PDF EP910 24-macrocell
    EP910

    Abstract: No abstract text available
    Text: EP910 EPLDs / a n U High-Performance 24-Macrocell Devices September 1991, ver. 2 Data , support Features tPD Classic EPLDs u General Description A lte ra's EP910 , PL C C ). EP910 E P L D s use sum-of-products logic that consists of a programmableAND/fixed-OR , feedback paths for combinatorial or registered operation in active-high and active-low modes. EP910 , logic functions. For example, EP910 E P L D s are ideal for integrating several 20- and 24-pin P A L


    OCR Scan     		PDF EP910 24-Macrocell
    Not Available

    Abstract: No abstract text available
    Text: EP910 EPLD Features □ □ □ □ □ General Description Altera's EP910 Erasable , Figure 7. Figure 7. EP910 Package Pin-Out Diagrams Package outlines not drawn to scale. J-Lead , (AHDL), waveform entry, and an EDIF 2 0 0 interface are available with MAX+PLUS II. EP910 EPLD , , See Note (7) Altera Corporation Data Sheet Capacitance EP910 EPLD See Note (8) Symbol , capacitance V ,N = 0 V , f = 1.0MHz 20 pF AC Operating Conditions See Note (5) EP910


    OCR Scan     		PDF EP910 40-pin 44-pin 24-macrocell EP910A EP910T EP910-40 -883-com
    altera EP9101

    Abstract: ALTERA MAX 5000 programming altera ep910i
    Text: Programmable I/O architecture with up to 36 inputs or 24 outputs EP910 and EP910I devices are pin-, function , and plastic dual in-line packages (CerDIP and PDIP) Figure 11. EP910 Package Pin-Out , /O I/O I/O I/O I/O I/O IN P U T IN P U T IN P U T C LK 2 z z z ° z z z 4 4 -P in P LC C EP910 EP910I 4 0 -P in D IP EP910 EP910I Altera Corporation 767 Classic EPLD Family Data Sheet General . D C S C rlp tlO n Altera EP910 devices can implement up to 450 usable gates of SSI and MSI


    OCR Scan     		PDF 24-macrocell EP910 EP910I 44-pin 40-pin 24-bit altera EP9101 ALTERA MAX 5000 programming altera ep910i
    altera ep900i

    Abstract: IC MSI ADDER
    Text: EP910 EPLD High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD as low as 12 , architecture with up to 36 inputs or 24 outputs EP910 , EP910I, and EP900I devices that are pin-, function, and , . EP910 Package Pin-Out Diagrams Package outlines not drawn to scale. Windows in ceramic packages only , 3 I/O 3 I/O n IN P U T IN P U T IN P U T 3 CLK2 44-Pin PLCC EP910 EP910I 40-Pin DIP EP910 , ^he Altera EP910 EPLD can implement up to 900 equivalent gates of small-scale integration (SSI) and


    OCR Scan     		PDF EP910 24-macrocell EP910, EP910I, EP900I 44-pin 40-pin 24-bit altera ep900i IC MSI ADDER
    ALTERA MAX 5000 programming

    Abstract: EP910-t altera EP910 24-MACROCELL osbt
    Text: EP910 EPLD Features High-performance, 24-macrocell Classic EPLD - Combinatorial speeds with tPD as , -, function-, and programming file-compatible: EP910 , EP910T, and EP910I Programmable Clock option for , and PDIP) Figure 11. EP910 Package Pin-Out Diagrams Package outlines not drawn to scale. Windows in , –¡ INPUT □ INPUT □ CLK2 44-Pin J-Lead 40-Pin DIP EP910 EP910T EP910I EP910 EP910T EP910I Altera Corporation 357 05T537B DDD42ÖE 301 EP910 EPLD Table 3 summarizes EP910 features. Table 3. EP910 Device


    OCR Scan     		PDF EP910 24-macrocell EP910, EP910T, EP910I 44-pin 40-pin 24-bit ALTERA MAX 5000 programming EP910-t altera EP910 osbt
    altera EP910I

    Abstract: EP910-T EP910i EP910 Altera Classic EPLDs
    Text: compatible pin-, function-, and programming file-compatible: EP910 , EP910T, and EP910I Programmable Clock , (CerDIP and PDIP) Figure 11. EP910 Package Pin-Out Diagrams Package outlines not drawn to scale , INPUT INPUT CLK2 44-Pin J-Lead EP910 EP910T EP910I 40-Pin DIP EP910 EP910T EP910I Altera Corporation 357 05 ^5 3 7 2 DD04EÔS ÔD1 EP910 EPLD Table 3 summarizes EP910 features. Table 3. EP910 Device Features Feature tpD Counter frequency Pipeline data rates Packages EP910 -30 30 33


    OCR Scan     		PDF 24-macrocell EP910, EP910T, EP910I 44-pin 40-pin 24-bit altera EP910I EP910-T EP910 Altera Classic EPLDs
    EP910

    Abstract: ep910-30
    Text: EP910 EPLD Features High-performance, 24-macrocell Classic EPLD Combinatorial speeds with tPD = , and PLCC) 40-pin dual in-line package (CerDIP and PDIP) Figure 21. EP910 Package Pin-Out , -Pin J-Lead 40-Pin DIP G C IIC rd l , . D B S C rip tlO n ^ tera EP910 EPLD can implement up to 900 equivalent gates of SSI and MSI logic functions. The EP910 has 24 macrocells, 12 dedicated input pins, 24 I/O , Corporation Page 269 COPYRIGHT ASPECT DEVELOPMENT, INC. 1994. ALTED001 EP910 EPLD Figure 22


    OCR Scan     		PDF EP910 24-macrocell EP910A EP910T 44-pin 40-pin 24-bit EP910-30, EP910-35, ep910-30
    Not Available

    Abstract: No abstract text available
    Text: interface a re available w ith M A X +PL U S II. Classic EPLDs General Description A ltera's EP910 , 44-pin J-lead chip carrier packages. See Figure 7. Figure 7. EP910 Package Pin-Out Diagrams , M NC I/O I/O i/o c i/o c I/o c IO I/O i/o c i/o c I/o IO 3 I/O c EP910 , U U U U J-Lead DIP Altera Corporation Page 87 EP910 EPLD Data Sheet Absolute , , 45 80 (100) mA Altera Corporation Data Sheet EP910 EPLD Capacitance See Note (8


    OCR Scan     		PDF 24-macrocell EP910A EP910T 44-pin 40-pin EP910
    EP910PC-40

    Abstract: EP910PC-30 EP910LC-30 bit 3501 Architecture EP910DC-40 EP910LI PACKAGE EP910DC-30 EP910 24-MACROCELL EP910DC
    Text: EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD) D3187, OCTOBER 1988 , Copyright © 1989, Texas Instruments Incorporateci 2- EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABALE PROGRAMMABLE LOGIC DEVICE (EPLD) description general The Texas Instruments EP910 Erasable Programmable Logic , macrocell allows the EP910 user to program output and feedback paths for both combinational or registered opération, active high or active low. For ¡ncreased flexibility, the EP910 also includes


    OCR Scan     		PDF EP910 24-MACROCELL D3187, 1988-BEVISED 44-PIN EP910PC-40 EP910PC-30 EP910LC-30 bit 3501 Architecture EP910DC-40 EP910LI PACKAGE EP910DC-30 EP910DC
    altera EP910

    Abstract: EP910-T IEP910 altera eplds EP910EPLD
    Text: ? ALT EP910 EPLDs High-Performance 24-Macrocell Devices September 1991, ver. 2 Data Sheet , General Description Altera's EP910 Erasable Programmable Logic Devices (EPLDs) can implement up to 900 , PLCC). EP910 EPLDs use sum-of-products logic that consists of a programmableAND/fixed-OR structure , paths for combinatorial or registered operation in active-high and active-low modes. EP910 macrocells , functions. For example, EP910 EPLDs are ideal for integrating several 20- and 24-pin PAL devices. The CMOS


    OCR Scan     		PDF 00020TM EP910 24-Macrocell EP910T EP910-30T altera EP910 EP910-T IEP910 altera eplds EP910EPLD
    P9101

    Abstract: 3721d
    Text: EP910 E P LD Features High-performance, 24-macrocell Classic EPLD Combinatorial , MHz Programmable I/O architecture with up to 36 inputs or 24 outputs EP910 and EP910I devices are pin , and plastic dual in-line packages (CerDIP and PDIP) Figure 11. EP910 Package Pin-Out Diagrams , z u u 0zzz: 44-Pin PLCC EP910 EP910I O.CLCLC5C57TÛ.ÎX.CL 40-Pin DIP EP910 EP910I Altera Corporation 767 Classic EPLD Family Data Sheet General Description Altera EP910 devices can


    OCR Scan     		PDF EP910 24-macrocell EP910I 44-pin 40-pin 24-bit P9101 3721d
    altera EP9101

    Abstract: No abstract text available
    Text: Programmable I/O architecture with up to 36 inputs or 24 outputs EP910 and EP9101 devices that are pin , -pin ceramic and plastic dual in-line packages (CerDIP and PDIP) Figure 11. EP910 Package Pin-Out , -Pin PLCC EP910 EP910I 40-Pin DIP EP910 EP910I Altera Corporation 443 Classic EPLD Family Data Sheet General _ Description . . Altera EP910 devices can implement up to 450 usable gates of small-scale integration (SSI) and medium-scale integration (MSI) logic functions. EP910


    OCR Scan     		PDF EP910EPLD 24-macrocell EP910 EP9101 44-pin 40-pin EP910I 24-bit altera EP9101
    EP610

    Abstract: ep910 programmer TI EP610 EP610-25 EP1810 EP910 ALTERA MAX 5000 programming EP6101-10
    Text: Features Feature EP610 EP910 EP1810 EP610I EP910I Usable gates 300 450 900 Macrocells 16 24 48 , Feedback Multiplexer EP610 EP610I EP910 EP910I Quadrant Feedback Multiplexer EP1810 EP1810T Dual , , EP610I, EP910 , and EP910I devices have a global feedback configuration; either the macrocell output (Q , and array clocking. 439 Altera Corporation EP910 EPLD Features High-performance, 24 , EP910 and EP910I devices that are pin-, function-, and programming file-compatible Programmable clock


    OCR Scan     		PDF EP1810 68-pin EP610 ep910 programmer TI EP610 EP610-25 EP910 ALTERA MAX 5000 programming EP6101-10
    1995 - EP910dm

    Abstract: EP910PC-30 EP910DC-40 EP1810LC-35 EP1810LC-20 EP610PC-15 Programming EP610DI-30 EP910JI-35 EP610IDC25 EP610SC-15
    Text: 100 EP910 EP910I 450 24 38 12 76.9 EP1810 900 48 64 20 50 Altera Corporation A-DS-CLASSIC , EP610 EP610I EP910 EP910I Q I/O Quadrant Feedback Multiplexer Quadrant EP1810 Q I/O Dual Feedback , EP610, EP610I, EP910 , and EP910I devices have a global feedback configuration; either the macrocell , . Altera Corporation 765 Notes: EP910 EPLD Features s s s s s s High-performance, 24 , Pipelined data rates of up to 125 MHz Programmable I/O architecture with up to 36 inputs or 24 outputs EP910


    Original     		PDF EP610LC-15 EP610LC-25 EP610ILI-12 EP610PC-15 EP610PI-30 EP910dm EP910PC-30 EP910DC-40 EP1810LC-35 EP1810LC-20 EP610PC-15 Programming EP610DI-30 EP910JI-35 EP610IDC25 EP610SC-15
    EP910

    Abstract: EP910-35 FLIPFLOP SCHEMATIC 10KHZ 74HC EP910-30 EP910-40 EP910A
    Text: < INPUT < INPUT < INPUT < GND < O EP910 'P> vcc > INPUT > INPUT > INPUT > I/O ( * I/O "0 c > I , I > INPUT i > INPUT ! > INPUT , >ClK2 . we NCC 6 S 4 3 2 1 44 43 42 41 40 O EP910 (a) 40 Pin , internal connection (b) 44 Pin JLCC GENERAL DESCRIPTION The Altera EP910 Erasable Programmable Logic , proprietary programmable I/O architecture allows the EP910 user to program output and feedback paths for both combinatorial or registered operation, active high or active low. For increased flexibility, the EP910 also


    OCR Scan     		PDF 24-MACROCELL 20//A tAC01 EP910 EP910-35 FLIPFLOP SCHEMATIC 10KHZ 74HC EP910-30 EP910-40 EP910A
    EP910PC-40

    Abstract: EP910LI PACKAGE EP910 texas
    Text: EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD) D3187, OCTOBER 1988 , ) E P910LC-30 E P910LC-35 E P910LC-40 EP910LI-45 2-47 EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD) description general The Texas Instrum ents EP910 Erasable , architecture of the output logic macrocell allows the EP910 user to program output and feedback paths for both , EP910 also includes program m able registers. Each of the 24 internal registers may be program m ed to


    OCR Scan     		PDF EP910 24-MACROCELL D3187, 1988-REVISED EP910 EP910PC-40 EP910LI PACKAGE EP910 texas
    EP910PC-30

    Abstract: EP910PC-40 EP910PC35 EP910PC-35 EP9100c EP910LC-30 EP910J EP910JC30 EP910LC-40 EP910JC-30
    Text: EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD) D3187. OCTOBER 1988 , S 7 5 2 6 5 EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE LOGIC DEVICE (EPLD , directly Into an EP910 . Th e device m ay then be program m ed to achieve custom ized w orking silicon , S T O F F IC E B O X 6 5 5 0 1 2 · O A l l A S . T E X A S 7 5 2 6 5 EP910 HIGH-PERFORMANCE 24 , · D A L L A S , T E X A S 7 S 2 6 5 EP910 HIGH-PERFORMANCE 24-MACROCELL ERASABLE PROGRAMMABLE


    OCR Scan     		PDF EP910 24-MACROCELL D3187. 1988-REVISED 44-PIN EP910PC-30 EP910PC-40 EP910PC35 EP910PC-35 EP9100c EP910LC-30 EP910J EP910JC30 EP910LC-40 EP910JC-30
    EP610-25

    Abstract: programmer EPLD EP1810 EP610 EP910 ep910 programmer QLCC 24 EP6101-10
    Text: Features Feature EP610 EP61ÛI EP910 EP910I EP1810 Usable gates 300 450 900 Macrocells 16 24 48 , Multiplexer Configurations Global Feedback Multiplexer EP610 EP610I EP910 EP910I Quadrant Feedback , Family Data Sheet EP610, EP610I, EP910 , and EP910I devices have a global feedback configuration; either , and array clocking. Altera Corporation 439 EP910 EPLD Features High-performance, 24 , EP910 and EP910I devices that are pin-, function-, and programming file-compatible Programmable clock


    OCR Scan     		PDF of300 EP1810 68-pin EP610-25 programmer EPLD EP610 EP910 ep910 programmer QLCC 24 EP6101-10
    EP910T

    Abstract: altera EP910 EP910-T
    Text: with Altera's EP910 and EP910A EPLDs Programmable Clock option for independent clocking of all , version of the EP910 device. The EP910T operates in a turbo mode that is optimized for high-speed , . 1994. ALTED001 Data Sheet EP910T EPLD Note (4) EP910 -30T AC Operating Conditions Symbol , 5 pF, Note (7) C1 = 35 pF 30 33 3 EP910 -30T Global Clock Mode Symbol *MAX ts u Parameter , Max Unit MHz ns ns ns ns tH tc H *CL *C01 tcN T *CNT 18 30 33.3 EP910 -30T ns ns MHz


    OCR Scan     		PDF EP910T 24-macrocell EP910 EP910A 44-pin 40-pin ALTED001 altera EP910 EP910-T
    1995 - Not Available

    Abstract: No abstract text available
    Text: ) EP610 EP610I 300 16 22 10 100 EP910 EP910I 450 24 38 12 76.9 EP1810 900 48 64 20 50 Altera , EP610 EP610I EP910 EP910I Q I/O Quadrant Feedback Multiplexer Quadrant EP1810 EP1810T Q I/O Dual , Family Data Sheet EP610, EP610I, EP910 , and EP910I devices have a global feedback configuration , for both global and array clocking. Altera Corporation 439 Notes: EP910 EPLD Features , Programmable I/O architecture with up to 36 inputs or 24 outputs EP910 and EP910I devices that are pin


    Original     		PDF
    1995 - application of ic 7483

    Abstract: ic 7483 full adder ic 7483 7483 IC 4 bit full adder EP610 EPM5032 EPM5064 EPM5128 EPM5130 EPM5192
    Text: Devices The architecture of the EP610, EP610I, EP910 , EP910I, and EP1810 devices provides registered and , , EP610I, EP910 , EP910I & EP1810 Device Timing Model If the register is bypassed, the delay between the , ) Combinatorial Delay Combinatorial Logic t PD1 MAX 5000 (multi-LAB) EP610, EP610I, EP910 , EP910I , t IN + t LAC + ( t XZ or t ZX ) EP610, EP610I, EP910 , EP910I, EP1810 t PXZ , t PZX = t , t PRE , t CLR = t IN + t LAC + ( t PRE or t CLR ) + t OD EP610, EP610I, EP910 , EP910I


    Original     		PDF 7000E 7000S application of ic 7483 ic 7483 full adder ic 7483 7483 IC 4 bit full adder EP610 EPM5032 EPM5064 EPM5128 EPM5130 EPM5192
    1995 - ep910 programmer

    Abstract: EP610 programmer EPLD EP610-25 EP1810 EP610-15 EP610-20 EP610-30 EP910 K925
    Text: -05 EP910 EP910I Usable gates Altera Corporation EP610 EP610I 100 76.9 50 745 , Feedback Multiplexer Q Global I/O EP610 EP610I EP910 EP910I Altera Corporation Quadrant , I/O EP1810 749 Classic EPLD Family Data Sheet EP610, EP610I, EP910 , and EP910I devices , applies for both global and array clocking. Altera Corporation 765 Notes: EP910 EPLD , MHz Programmable I/O architecture with up to 36 inputs or 24 outputs EP910 and EP910I devices are


    Original     		PDF
    Not Available

    Abstract: No abstract text available
    Text: ) is a lowcost, high-performance version of the EP910 device. This EPLD operates in a turbo mode that , to 41 MHz Pin, function, and JEDEC-File-compatible with Altera's EP910 and EP910A EPLDs Available , Altera Corporation Data Sheet EP910TEPLD AC Operating Conditions See Note (4) EP910 , Global Clock Mode EP910 -30T Parameter f MAX Maximum frequency *SU Conditions Input , (5) ns 33.3 Array Clock Mode Symbol ns 18 MHz EP910 -30T Parameter


    OCR Scan     		PDF EP910T EP910 40-pin, 600-mil 44-pin EP910TEPLD EP910-30T
    ...

    Privacy Policy | Digital Services Act | Contact Us | About Us

    Copyright © 2023.

    Supplyframe Tracking Pixel