The Datasheet Archive

e200z7 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2009 - MPC5674

Abstract: MPC5674F e200z7 MPC5674F manual MPC5673F MPC5674F flash AN3903 MPC5566 instruction set MPC567xF e200z7 instruction
Text: Semiconductor Core 4 Core The MPC5674F employs the e200z7 core, instead of the e200z6 core used on the MPC5566. The e200z7 core is instruction-set equivalent with the e200z6 core, however some new instructions and features are added to the e200z7. The essential differences in the two cores are described in , the machine check cause in the MCSR register. Refer to Freescale document e200z7RM , e200z7 PowerPCTM , e200z6 e200z7 SIMD Yes Yes VLE Yes Yes Cache 32 KB 32 KB (16 KB I/16 KB D


Original
PDF AN3903 MPC5566 MPC5674F 32-bit MPC5674F. MPC567xF 416-pin MPC5674 e200z7 MPC5674F manual MPC5673F MPC5674F flash AN3903 MPC5566 instruction set e200z7 instruction
2010 - e200z7 instruction

Abstract: e200z7
Text: MPC5676R employs two e200z759 cores, instead of the single e200z760 core used on the MPC5674F. The e200z759 , targeted for powertrain applications. The two e200z7 host processor cores of the MPC5676R are compatible , and functionality of the MPC5676R. Power Architecture e200z7 Core Power Architecture e200z7 Core , Table 1. MPC5674F/MPC5676R feature comparison Feature MPC5674F MPC5676R Core e200z760 e200z759 Number of cores 1 2 MMU entries 64 32 per core Software Watchdog Timer (SWT


Original
PDF AN4175 MPC5674F MPC5676R 32-bit e200z7 e200z7 instruction
2009 - MPC5674

Abstract: MPC5566 instruction set MPC5566 MPC5674F MPC5674F instruction set microsecond bus e200z7 MPC5674F flash EB716 MPC567xF
Text: 4 Core The MPC5674F employs the e200z7 core, instead of the e200z6 core used on the MPC5566. The e200z7 core is instruction-set equivalent with the e200z6 core, however some new instructions and features are added to the e200z7. The essential differences in the two cores are described in the , the machine check cause in the MCSR register. Refer to Freescale document e200z7RM , e200z7 PowerPCTM , e200z6 e200z7 SIMD Yes Yes VLE Yes Yes Cache 32 KB 32 KB (16 KB I/16 KB D


Original
PDF AN3903 MPC5566 MPC5674F 32-bit MPC5674F. MPC567xF 416-pin MPC5674 MPC5566 instruction set MPC5674F instruction set microsecond bus e200z7 MPC5674F flash EB716
2010 - MPC5600

Abstract: AN3970 e200z4RM e200z446 Nexus S IEEE-ISTO e200z4 NEXUS e200z7 e200z759
Text: cores are the e200z0, e200z1, e200z3, e200z4, e200z6, e200z6 with VLE, and the e200z7. Some devices , Nexus e200z7 Class 3+ IEEE-ISTO 5001TM-2010 1 Class 3+ NZ7C3 Nexus e200z7 Class 3+ IEEE-ISTO 5001TM-2010 e200z759 e200z760 1. Generically, both the e200z759 and the e200z760 are , e200z6 PowerPC Core Reference Manual e200z7RM e200z760 Power Architecture Core Reference Manual , NXDM_B NXFR e200z7 MMU eTPU2 D-Cache I-Cache eDMA2_A eDMA2_B FlexRay Reserved


Original
PDF AN4088 MPC5500/MPC5600 MPC5500 MPC5600 5001TM AN3970 e200z4RM e200z446 Nexus S IEEE-ISTO e200z4 NEXUS e200z7 e200z759
2013 - MPC5676R

Abstract: No abstract text available
Text: drive an unknown value immediately after power up but before the 1st clock edge 4396 e200z7 , used, the pins may be left unconnected. e4396: e200z7 : Erroneous Address Fetch Errata type: Errata , e200z7 core can issue an errant fetch address to the memory system (instruction fetched from wrong , : Exceptions generated on speculative prefetch Errata type: Errata Description: The e200z7 core can prefetch


Original
PDF MPC5676R 3N23A 3N23A MPC5676R CRC-32 CRC-16
2013 - MRD2001

Abstract: No abstract text available
Text: A comprehensive suite of hardware and In addition to the two 266 MHz e200z7 processing cores and , -bit DAC CPU Platform Processing cores: 2x e200z7 (266 MHz) Functional safety core2: e200z4 in


Original
PDF 32-bit MPC577xK AEC-Q100 com/MPC577xK MPC577xKFS MRD2001
2013 - 4/MPC5674F manual

Abstract: No abstract text available
Text: 4396 e200z7 : Erroneous Address Fetch 3419 e200z: Exceptions generated on speculative prefetch , Nexus Read/Write Access registers cleared by system reset Errata type: Errata Description: The e200z7 , after changing it to the external clock. e4396: e200z7 : Erroneous Address Fetch Errata type: Errata , e200z7 core can issue an errant fetch address to the memory system (instruction fetched from wrong , e3419: e200z: Exceptions generated on speculative prefetch Errata type: Errata Description: The e200z7


Original
PDF MPC5674F 3M17W 3M17W MPC5674F 4/MPC5674F manual
2013 - IVOR33

Abstract: No abstract text available
Text: chapter of document number e200z760RM , e200z760n3 Power Architecture Core Reference Manual. Table 1. SRR0 register behavior for each IVORx exception ( e200z7 core) IVORx number IVORx name SRR0 , debug register, so it is not accessible by the main core. See e200z760RM , e200z760n3 Power Architecture , e200z760RM Title e200z760n3 Power Architecture Core Reference Manual VLEPEM freescale.com , the SRR0 register for the e200z7 core. For further information, refer to the "Debug © 2013


Original
PDF AN4648 16-bit 32-bit MPC56xx IVOR33
Bosch ICs

Abstract: LINFlex PROTOCOL e200z7 e200z7 instruction
Text: „¢ PowerPC™ e200Z7 e200420 Power™ e200Z7 SWT Power™ e200Z7 STM INTC FPU FPU MCM


Original
PDF 32-bit Bosch ICs LINFlex PROTOCOL e200z7 e200z7 instruction
2005 - "microsecond bus"

Abstract: MPC5674 gasoline direct injection MPC5674F microsecond bus "Common rail" e200z7 SPC5674 knock detection SPC5674FMVY264
Text: Benefits e200z7 core built on Power Architecture technology at 264 MHz SIMD module for DSP and


Original
PDF 32-bit MPC5674F MPC5674F e200z7 MPC5674FXMB MPC5674ADAT516 "microsecond bus" MPC5674 gasoline direct injection microsecond bus "Common rail" SPC5674 knock detection SPC5674FMVY264
2010 - e200z7

Abstract: e200z760 e200z760n3 csc 9102 IVOR10 8 pin rf Encoder IC pmp 25.48 NV 15F IEEE-ISTO 5001TM Power ISA Architecture version 2.03
Text: e200z760n3 Power Architecture® Core Reference Manual Supports e200z760n3 e200z760RM Rev. 0 , @hibbertgroup.com Document Number: e200z760RM Rev. 0, 06/2010 or for any other application in which the , . xliii Chapter 1 e200z7 Core Complex Overview 1.1 1.1.1 1.2 1.2.1 1.2.2 1.2.2.1 1.2.3 1.2.3.1 1.2.3.2 1.2.3.3 1.2.3.4 1.3 1.3.1 1.3.2 1.3.3 1.3.4 1.3.5 1.3.6 1.3.7 e200z7 Overview , ) . 2-11 e200z760n3 Power Architecture® Core Reference Manual, Rev. 0 Freescale Semiconductor


Original
PDF e200z760n3 e200z760n3 e200z760RM EL516 e200z7 e200z760 csc 9102 IVOR10 8 pin rf Encoder IC pmp 25.48 NV 15F IEEE-ISTO 5001TM Power ISA Architecture version 2.03
2013 - e200z7

Abstract: MPC5674
Text: e200z7 : Erroneous Address Fetch 3419 e200z: Exceptions generated on speculative prefetch 6966 , /Write Access registers cleared by system reset Errata type: Errata Description: The e200z7 Nexus Read , . e4396: e200z7 : Erroneous Address Fetch Errata type: Errata Description: Under certain conditions, if a , ) occur simultaneously in the Branch Target Buffer (BTB), the e200z7 core can issue an errant fetch , type: Errata Description: The e200z7 core can prefetch up to 2 cache lines (64 bytes total) beyond the


Original
PDF MPC5674F 3M17W 3M17W MPC5674F e200z7 MPC5674
2013 - e200z7

Abstract: MPC57xx instruction set e200z420n3 MPC5777M freescale mpc5777M MPC5744P MPC5775 MPC5775K
Text: e200z759n34 e200z759n3 — Core 1 ( e200z758 ) MPC5777M 13 e200z720n3 e200z720n3 , e200z720n3 No Single e200z720 based cores No Dual e200z7260 based cores MPC5775K 1.0/1.1 , Core 0/1 e200z710n3 MPC5777M 1.0 Core 0/1 e200z720n3 24 Yes e200z720 based cores 24 Yes e200z7260 based cores MPC5775K 1.0/1.1/ Core 1/2 e200z7260n3 2.0 24 Yes e200z759 , 1/2 e200z7260n3 3+ e200z759 based cores Future device 2 1.0 Core 0/1 e200z759n3


Original
PDF AN4802 MPC57xx e200zx e200z7 MPC57xx instruction set e200z420n3 MPC5777M freescale mpc5777M MPC5744P MPC5775 MPC5775K
2012 - Not Available

Abstract: No abstract text available
Text: TWR-PXR40 Features • MPXR4040VVU264 MCU (Up to 264 MHz 32-bit e200z7 core, up to 4 MB on-chip flash


Original
PDF TWR-PXR40 32-bit RS485 TWR-PXR40 TWRPXR40QSG
2011 - MPC5675K

Abstract: e200z7d MPC5674 MPC567xK MPC5673 sram ecc eTimer MPC5673K e200z7 adas
Text: with ECC Harvard Execution speed e200z7 core · 16K D cache and 16K I cache Yes (SoR , Enhanced direct memory access 2 · 3 x eTimer (3 x 6 channels) MPC5675K e200z7d (SoR) in


Original
PDF 32-bit MPC567xK MPC5675K LVD12) HVD12) LVD27) MPC5675KFS e200z7d MPC5674 MPC5673 sram ecc eTimer MPC5673K e200z7 adas
2012 - Not Available

Abstract: No abstract text available
Text: €¢ High-performance 180 MHz e200z7 dual cores • Dual processing spheres, including: CPU, DMA, interrupt


Original
PDF TWR-PXS3020 32-bit RS485 TWR-PXS3020 PXS30QSG
PowerVR SGX540

Abstract: MRD2001 58A-8 e200z7 instruction SGX535 Nexus S camera
Text: Qorivva 57A7 Performance Power Safety TM Performance 1700 DMIPS 2 x zen e200z7 @266MHz , Fusion Module – ASIL D 2 x Qorivva 57A7 Performance 3400 DMIPS 4 x zen e200z7 @266MHz 16K I-cache


Original
PDF MPC567xK 180MHz 266MHz, MPC564xL 120MHz 180-200MHz, PowerVR SGX540 MRD2001 58A-8 e200z7 instruction SGX535 Nexus S camera
2009 - voltage regulator ana 618 -28239

Abstract: voltage regulator ana 618 21153 mdu 2657 voltage regulator ana 618 21156 MPC5674 MPC5674F MPC5674F manual mPC5764 MPC5674FRM ANA 618 21156
Text: 1.1.8.1 High-Performance e200z7 Core Processor . . . . . . . . . . . . . . . . . . . . . 1-9 1.1.8.2 , 11-25 11-26 11-26 11-29 11-29 11-30 11-32 11-33 Chapter 12 Core ( e200z7 ) Overview 12.1


Original
PDF MPC5674F MPC5674F MPC5673F MPC5674FRM EL516 voltage regulator ana 618 -28239 voltage regulator ana 618 21153 mdu 2657 voltage regulator ana 618 21156 MPC5674 MPC5674F manual mPC5764 MPC5674FRM ANA 618 21156
2011 - MPC5676R

Abstract: MPC5676RRM st5027 bosch edc 17 ssy 1920 8 pin Power Diode 818 MAC MTA E200 bosch edc 17 calibration maps BOSCH me 7.4.9 transistor coil X-131
Text: No file text available


Original
PDF MPC5676R MPC5676R MPC5676RRM EL516 eMIOS200, st5027 bosch edc 17 ssy 1920 8 pin Power Diode 818 MAC MTA E200 bosch edc 17 calibration maps BOSCH me 7.4.9 transistor coil X-131
2009 - dts block diagram

Abstract: e200z4 VUINT32 mpc564XA e200zx XBAR ST191 AN2614 nexus 5001 C004
Text: e200z7 cores. Using the Development Trigger Semaphore Module , Rev. 0, 31/August/2010 2 Freescale


Original
PDF AN4048 31/August/2010 MPC564xA MPC564xA dts block diagram e200z4 VUINT32 e200zx XBAR ST191 AN2614 nexus 5001 C004
2011 - Tms 3871

Abstract: LA-3736 Lauterbach LA-3500 la 7630 TMS 3834 LA7610 LA-7630 la7630 LA7636 MPC5744P
Text: Nexus feature that is supported on devices that use either the e200z4 or the e200z7 core. Lauterbach


Original
PDF AN4591 MPC57xx Tms 3871 LA-3736 Lauterbach LA-3500 la 7630 TMS 3834 LA7610 LA-7630 la7630 LA7636 MPC5744P
2011 - MPXR4030VVU264

Abstract: GPIO144 ana610 ETPUB22 H4128 GPIO81 ETPUA18 iec 512-6 test 12d e200z7 instruction
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: PXR40 Rev. 1, 09/2011 PXR40 PXR40 Microcontroller Data Sheet TEPBGA­416 27mm x 27mm · Dual issue, 32-bit CPU core complex ( e200z7 ) ­ Compliant with the Power Architecture embedded category ­ 16 KB I-Cache and 16 KB D-Cache ­ , CAN_B CAN_C CAN_D CAN_E SPI SPI_A SPI_B SPI_C SPI_D FlexRay Ethernet System timers PXR40 e200z7 Yes Yes , PXR40 Block Diagram System Integration SPE2 Osc/PLL Interrupt Controller 2 x eDMA 64- and 32-ch e200z7


Original
PDF PXR40 PXR40 32-bit e200z7) 16-bit MPXR4030VVU264 GPIO144 ana610 ETPUB22 H4128 GPIO81 ETPUA18 iec 512-6 test 12d e200z7 instruction
2011 - ana610

Abstract: eMIOS channel is set up to drive the eTPU
Text: Freescale Semiconductor Data Sheet: Technical Data Document Number: PXR40 Rev. 1, 09/2011 PXR40 PXR40 Microcontroller Data Sheet • • • • • • • • • • • • • Dual issue, 32-bit CPU core complex ( e200z7 ) – Compliant with the Power , eMIOS eTPU eTPU_A eTPU_B PXR40 e200z7 Yes Yes 32 KB (16 KB Instruction/16 KB Data) NMI & , e200z7 Superscalar CPU FlexRay™ Controller Nexus IEEE ISTO 5001™-2003 Crossbar Switch


Original
PDF PXR40 PXR40 32-bit e200z7) 16-bit ana610 eMIOS channel is set up to drive the eTPU
2010 - MPC56xx instruction set

Abstract: MPC56xx TRK MPC5604B MPC5606B mpc5605 mpc5604p M07N M26V MPC5674 MPC5516e MPC5603B MPC5602B
Text: integrity level MPC5675K MVx264 MVxA264 e200z7 4M e200z7 (2x) 2M Targeting MPC55xx


Original
PDF MPC55xx/MPC56xx 16-bit 32-bit MPC55xx/MPC56xx MPC56xx instruction set MPC56xx TRK MPC5604B MPC5606B mpc5605 mpc5604p M07N M26V MPC5674 MPC5516e MPC5603B MPC5602B
2010 - mp 9141 es

Abstract: MC33662 MPXY8600 MPC56xx MPC5673F fet e300 MPC5606B mpxy8500 MPC5643L MC33905
Text: No file text available


Original
PDF SG187Q42010 mp 9141 es MC33662 MPXY8600 MPC56xx MPC5673F fet e300 MPC5606B mpxy8500 MPC5643L MC33905
Supplyframe Tracking Pixel