BA7U
Abstract:
Text: modulus ( Divide By 128/129 or 64/65} low power ECL prescaler . The minimum supply voltage is 2.7V and is , Product specification Divide by : 128/12964/65 dual modulus low power ECL prescaler SA701 BLOCK , specification Divide by : 128/12964/65 dual modulus low power ECL prescaler . bA701 DC ELECTRICAL , frequency divider circuit implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage , 128. For divide by 129 the MC signal is forced low, causing the prescaler circuit to switch into

OCR Scan

PDF

SA701
SA701
UMA1005
20EL
BA7U
divide 5 prescaler
divide by 5 prescaler
MB501 prescaler

NE701D
Abstract:
Text: advanced dual modulus ( Divide By 128/129 or 64/65) low power ECL prescaler . The minimum supply voltage is , specification Divide by : 128/12964/65 dual modulus low power ECL prescaler NE/SA701 BLOCK DIAGRAM , specification Divide by : 128/12964/65 dual modulus low power ECL prescaler mi=/qa 7 oi N t/t> A /u i , circuit implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage synchronous , divide by 129 the MC singal is forced low, causing the prescaler circuit to switch into divide by 5

OCR Scan

PDF

NE/SA701
NE701
UMF1005
UMF1009
NE701D
NE701N
128 dual modulus prescaler 2ghz
MB501 Prescaler
prescaler ne701
sp8704

MB501 prescaler
Abstract:
Text: ï»¿Philips Semiconductors Product specification Divide by : 128/12964/65 dual modulus lowpower ECL prescaler SA701 DESCRIPTION The SA701 is an advanced dual modulus ( Divide By 128/129 or 64/65 , circuit comprises a divide by 128. For divide by 129 the MC signal is forced low, causing the prescaler , to Vcc divide by 64/65 is selected. The prescaler input is differential and ECL compatible. The , Semiconductors Product specification Divide by : 128/12964/65 dual modulus lowpower ECL prescaler SA701

OCR Scan

PDF

SA701
SA701
UMA1005
7110a2ti
0Dfl373T
oma374Q
MB501 prescaler
divide by 100 prescaler
1GHZ DIVIDE BY 64 PRESCALER
SP8704
SA701D
divide 5 prescaler
64/65 dual modulus prescaler
DIVIDE  BY  4 PRESCALER
divide by 5 prescaler
MB501

1994  MB501 prescaler
Abstract:
Text: modulus ( Divide By 128/129 or 64/65) low power ECL prescaler . The minimum supply voltage is 2.7V and is , Product specification Divide by : 128/12964/65 dual modulus low power ECL prescaler SA701 OUT , Product specification Divide by : 128/12964/65 dual modulus low power ECL prescaler SA701 DC , low, causing the prescaler circuit to switch into divide by 5 operation for the last cycle of the , effects, the second divider circuit is synchronous to the divide by 4/5 stage output. The prescaler

Original

PDF

SA701
UMA1005
SA701
MB501 prescaler
MB501 Prescaler Datasheet
64/65 dual modulus prescaler
SA701D
ecl divider by 64
SP8704
prescaler 64
MB501
divide by 100 prescaler

1999  DIVIDE  BY  4 PRESCALER
Abstract:
Text: 3022 HMMC3024 HMMC3028 HMMC3040 Description 5 GHz Divide by 4 prescaler 3 GHz Divide by 4 prescaler DC50 GHz Variable Attenuator DC16 GHz Divide by 2 prescaler DC16 GHz Divide by 4 prescaler DC16 GHz Divide by 8 prescaler DC12 GHz Divide by 2 prescaler DC12 GHz Divide by 4 prescaler DC12 GHz Divide by 8 prescaler 2043 GHz DB mixer + LO amplifier Package 100 mil stripline 100 mil stripline chip chip , 2007 Description 900 MHz Vector Modulator 100 MHz Vector Modulator BPSK (modulator only) BPSK (with postamplifier

Original

PDF

HPMX2006
IAM81008
IAM81028
IAM82008
IAM82028
IAM91563
SSOP16
SC70
IFD53010
IFD53110
DIVIDE  BY  4 PRESCALER
low frequency bpsk modulator ic
iam81008 package
3008 so8
bpsk modulator demodulator
bpsk modulator ic

SP8704
Abstract:
Text: specification Divide by : 128/12964/65 dual modulus low power ECL prescaler SA701 DESCRIPTION The SA701 is an advanced dual modulus ( Divide By 128/129 or 64/65) low power ECL prescaler . The minimum , divider circuit implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage , 128. For divide by 129 the MC signal is forced low, causing the prescaler circuit to switch into , SW connected to Vcc divide by 64/65 is selected. The prescaler input is differential and ECL

OCR Scan

PDF

SA701
SA701
UMA1005
3112U3M/CR1/0893
SP8704
uma* philips
MB501 prescaler
Plessey
Power Semiconductor Applications Philips Semiconductors
SA701D

1994  ecl prescaler
Abstract:
Text: ( Divide By 64/65/72) low power ECL prescaler is used in synthesizer systems to achieve low phase lock , specification Divide by : 64/65/72 triple modulus low power ECL prescaler SA702 DC ELECTRICAL , a divide by 64. For divide by 65 the MC1 singal is forced low, causing the prescaler circuit to , is set high configuring the prescaler to divide by 4 and the counter to divide by 18. A truth table , divider circuit is synchronous to the divide by 4/5 stage output. The prescaler input is positive edge

Original

PDF

SA702
SA702
UMA1005
ecl prescaler
divide by 100 prescaler
64/65 dual modulus prescaler
prescaler 64
divide 5 prescaler
1GHZ DIVIDE BY 64 PRESCALER
Prescaler
VMC2
prescaler divide by 64 GHz

ecl prescaler
Abstract:
Text: ECL prescaler _ SA703 DESCRIPTION The SA703 triple modulus ( Divide By 128/129/144) low power ECL , Semiconductors Product specification Divide by : 128/129/144 triple modulus lowpower ECL prescaler BLOCK , Semiconductors Product specification Divide by : 128/129/144 triple modulus lowpower ECL prescaler DC , implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage synchronous counter, see , low, causing the prescaler circuit to switch into divide by 5 operation for the last cycle of the

OCR Scan

PDF

SA703
SA703
UMA1005
110flab
D0A37S2
71iafl2b
ecl prescaler
divide by 100 prescaler
by129
divide 5 prescaler
mcl sbl 1
eel 162005
Prescaler
ecl divider by 10
divide by 5 prescaler

ecl prescaler
Abstract:
Text: ( Divide By 128/129/144) low power ECL prescaler is used in synthesizer systems to achieve low phase , Products Product specification Divide by : 128/129/144 triple modulus low power ECL prescaler , circuit comprises a divide by 128. For divide by 129 the MC1 singal is forced low, causing the prescaler , by 144, MC2 is set high configuring the prescaler to divide by 4 and the counter to divide by 36. A , specification Divide by : 128/129/144 triple modulus low power ECL prescaler SA703 FREQUENCY (MHz) 0

Original

PDF

SA703
UMA1005
SA703
ecl prescaler
SA703D
SA703N
UMA1005

1998  LMX2350
Abstract:
Text: the 16/17 prescaler offering a continuous integer divide range from 272 to 16399, and 1.2 GHz to 2.5 GHz with the 32/33 prescaler offering a continuous integer divide range from 1056 to 32767. The , 500 MHz with the 8/9 prescaler offering a continuous integer divide range from 72 to 8199, and 500MHz to 1.2 GHz with 16/17 prescaler offering a continuous integer divide range from 272 to 16383. The , some high frequency VCO due to the minimum continuous divide ratio of the dual modulus prescaler (i.e

Original

PDF

LMX2350/LMX2352
LMX2350
GHz/550
LMX2352
LMX2350/2352
LMX2350,
LMX2350TM
LMX2352TM

eel 162005
Abstract:
Text: ECL prescaler _ SA702 DESCRIPTION The SA702 triple modulus ( Divide By 64/55/72) low power ECL , Product specification Divide by : 64/65/72 triple modulus SA702 lowpower ECL prescaler BLOCK DIAGRAM , Semiconductors Product specification Divide by : 64/65/72 triple modulus lowpower ECL prescaler DC , circuit implemented using a divide by 4 or 5 synchronous prescaler fallowed by a 5 stage synchronous , singal is forced low, causing the prescaler circuit to switch into divide by 5 operation for the last

OCR Scan

PDF

SA702
SA702
UMA1005
711032b
7110fl2ti
Dfl37Mb
S37M7
eel 162005
SA702D
divide 5 prescaler
divide by 100 prescaler
ecl divider by 64
SA702N
VMC2

uma* philips
Abstract:
Text: specification Divide by : 128/129/144 triple modulus low power ECL prescaler QA . bA' UJ DESCRIPTION The SA703 triple modulus ( Divide By 128/129/144) low power ECL prescaler is used in synthesizer , Products Product specification Divide by : 128/129/144 triple modulus low power ECL prescaler Q , Product specification Divide by : 128/129/144 triple modulus low power ECL prescaler QA7fY5 bA /U d , frequency divider circuit implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage

OCR Scan

PDF

SA703
UMA1005
3112L/3M/FP/0893
uma* philips
Power Semiconductor Applications Philips Semiconductors

1996  prescaler 64
Abstract:
Text: ECL prescaler DESCRIPTION SA703 PIN CONFIGURATION The SA703 triple modulus ( Divide By 128 , Semiconductors Product specification Divide by : 128/129/144 triple modulus low power ECL prescaler , a divide by 128. For divide by 129 the MC1 singal is forced low, causing the prescaler circuit to , is set high configuring the prescaler to divide by 4 and the counter to divide by 36. A truth table , Semiconductors Product specification Divide by : 128/129/144 triple modulus low power ECL prescaler

Original

PDF

SA703
SA703
UMA1005
SR00558
SR00559
prescaler 64
AC 128
ecl prescaler
SA703D
SA703N

uma* philips
Abstract:
Text: * Product spécification Divide by : 64/65/72 triple modulus low power ECL prescaler QA7 n9 DESCRIPTION The SA702 triple modulus ( Divide By 64/65/72) low power ECL prescaler is used in synthesizer , Communications Products Product specification Divide by : 64/65/72 triple modulus low power ECL prescaler , frequency divider circuit implemented using a divide by 4 or 5 synchronous prescaler followed by a 5 stage , MC1 singal is forced low, causing the prescaler circuit to switch into divide by 5 operation for the

OCR Scan

PDF

SA702
SA702
UMA1005
3112L/3M/FP/0893
uma* philips
ecl prescaler
philips uma
Power Semiconductor Applications Philips Semiconductors
SIGNETICS DIVIDE BY N

fairchild 11c90
Abstract:
Text: prescaler divides by U in a complete program cycle M = divide ratio of the program counter = total number of , divide by 10 or 11 and the 11C91 divides by 5 or6, both overafrequency range from dc to typically 650 MHz. The division ratio is controlled by the mode control. The divide by 10 or 11 capability allows the use , ¢ DIVIDE BY 10/11 OR 5/6 MODE CONTROL â¢ OPERATES FROM TTL OR ECL POWER SUPPLY â¢ HIGH SPEED TOTEM POLE , programmable counter. The fixed prescaler takes away some of the flexibility in choosing the overall divide

OCR Scan

PDF

11C9ofl1C91^
11C00
11C90
11C91
11C90.
fairchild 11c90
ECL Decade Counter
BK 4367
preset variable resistor
ecl prescaler
la 4290
1c90
divide 5 prescaler
divideby10

2001  MB15F03SL
Abstract:
Text: , fmax is up to 2000MHz. Prescaler ratio=32 (N>P) at all divide ratio of used operating frequency , . Prescaler ratio=32 (N>P) at all divide ratio of used operating frequency. Refer to a calculation formula of , ) :Spurious cancel set bit of the RF. : Divide ratio setting for the prescaler of the RF :Phase control bit , binary 8bit reference counter(3 to 255) P :Preset divide ratio of modlus prescaler (16 or 32) N , ) SWc 1 16/17 0 10 Prescaler divide ratio 32/33 Jun. 2001 Edition 2.0 MB15F86UL

Original

PDF

MB15F86UL
MB15F86UL
600MHz
Carrier20)
MB15F03SL)
MB15F03SL
NC11
TSSOP20

DIVIDE  BY  4 PRESCALER
Abstract:
Text: triple modulus low power ECL prescaler c SA702 DESCRIPTION The SA702 triple modulus { Divide By 64 , Communications Products Product specification Divide by : 64/65/72 triple modulus low power ECL prescaler , Product specification Divide by : 64/65/72 triple modulus low power ECL prescaler bA70ii DC , by 64. For divide by 65 the MC1 singal is forced low, causing the prescaler circuit to switch into , configuring the prescaler to divide by 4 and the counter to divide by 18. A truth table for the modulus values

OCR Scan

PDF

SA702
SA702
UMA1005
3000Q
DIVIDE  BY  4 PRESCALER

fairchild 11c90
Abstract:
Text: counter = number of times the prescaler divides by U in a complete program cycle IV = divide ratio of , 11C90 will divide by 10 or 11 and the 11C91 divides by 5 or 6, bothoverafrequency range from dc to typically 650 MHz. The division ratio is controlled by the mode control. The divide by 10 or 11 capability , ¢ VERY HIGH SPEED  650 MHz TYPICAL DIVIDE BY 10/11 OR 5/6 MODE CONTROL OPERATES FROM TTL OR ECL POWER , 100 0 130 195 260 Fig. b Clocking by ECL Source via Terminated Line vcc Vcc

OCR Scan

PDF

11C90
11C91
11C90.
fairchild 11c90

1995  AN827
Abstract:
Text: that the twomodulus prescaler starts in the divide by 11 mode, and the first input pulse causes point , of Direct Programming by Using a TwoModulus Prescaler Prepared by : PLL Applications The theory , simple MECL twomodulus prescaler to be controlled by a relatively slow MTTL programmer counter. The , since it is no longer necessary to divide the reference frequency by the modulus of the highfrequency prescaler . The theory of "variable modulus prescaling" may be explained by considering the system shown in

Original

PDF

AN827/D
AN827
MC12009,
MC12011,
MC12013
AN827/D*
AN827
MC4016
MC12011
MC12009
an8276
MC12014
MC1648
an8275
MC4018

1995  motorola MC3060
Abstract:
Text: division. From the waveforms it may be seen that the twomodulus prescaler starts in the divide by 11 , Prescaler Prepared by : PLL Applications ARCHIVE INFORMATION INTRODUCTION The MC12009, MC12011, or , reference frequency by the modulus of the highfrequency prescaler . The theory of "variable modulus , state, and remains in this state until divide by NP is completed in the programmable counter. fout , . Frequency Synthesis by TwoModulus Prescaling In operation, the prescaler divides by P + 1, A times. For

Original

PDF

AN827/D
AN827
MC12009,
MC12011,
MC12013
motorola MC3060
MC4018
MC3060
MC12014
AN827
MC12011
MC1648
sn74ls716
MC12014 SYNTHESIS

1995  MC12013
Abstract:
Text: that the twomodulus prescaler starts in the divide by 11 mode, and the first input pulse causes point , of Direct Programming by Using a TwoModulus Prescaler Prepared by : PLL Applications The theory , simple MECL twomodulus prescaler to be controlled by a relatively slow MTTL programmer counter. The , since it is no longer necessary to divide the reference frequency by the modulus of the highfrequency prescaler . The theory of "variable modulus prescaling" may be explained by considering the system shown in

Original

PDF

AN827/D
AN827
MC12009,
MC12011,
MC12013
AN827/D*
AN8275
an8276
sn74ls716
MC4016B
MC12014
AN827
MC1648
MC4016
MC12011

1995  motorola MC3060
Abstract:
Text: that the twomodulus prescaler starts in the divide by 11 mode, and the first input pulse causes point , TECHNICAL DATA AN827 The Technique of Direct Programming by Using a TwoModulus Prescaler Prepared by , reference frequency by the modulus of the highfrequency prescaler . The theory of "variable modulus , counts from the programmed state (A) to the enable state, and remains in this state until divide by NP , TwoModulus Prescaling In operation, the prescaler divides by P + 1, A times. For every P + 1 pulse into the

Original

PDF

AN827/D
AN827
MC12009,
MC12011,
MC12013
AN827/D*
motorola MC3060
AN827
MC12011
MC12014 SYNTHESIS
SN74LS716
MC4018
MC4016
MC12014
MC12009

2008  AN535
Abstract:
Text: twomodulus prescaler technique.By using prescaler higher frequencies can be achieve than by a single CMOS , ML12052 1.1 GHz Super Low Power Dual Modulus Prescaler MECL PLL COMPONENTS ÷64/65, ÷128/129 DUAL MODULUS PRESCALER SEMICONDUCTOR TECHNICAL DATA Legacy Device: Motorola MC12052A The ML12052 is a super low power dual modulus prescaler used in phaselocked loop applications with low power , series in a PLL to provide tuning signals up to 1.1 GHz in programmable frequency steps. A Divide Ratio

Original

PDF

ML12052
MC12052A
ML12052
MC145xxx
ML145xxx
AN535
MC12022
MC12052A
MC12052AD
ML120525P
ML145146
ML145159

Not Available
Abstract:
Text: 100 nA typ (Vcc = 3V) Pulse swallow function;  1.1GHz Prescaler : 64/65 or 128/129  400MHz Prescaler , : Preset divide ratio of dual modulus prescaler (32 or 64 for PLL1, 64 or 128 for PLL2) Preset divide ratio , ) Phase control bit for the phase detector Divide ratio setting bit for the prescaler {64/65,128/129 , 2 0 0 V 1 A 1 0 1 V 1 Note:« Divide ratio (A) range = 0 to 127 PRESCALER DATA SETTING PRE = " H" Prescaler Divide ratio PLL1 PLL2 32/33 64/65 PRE s " L" 64/65 128/129 Note: · Divide ratio for

OCR Scan

PDF

MB15B11
400MHz
MB15811
FPT20PM
20LEAD
FPT20PM03)

HA 1100 soic
Abstract:
Text: Frequency over Temperature ( Divide By 4 Mode, V c c = 2 7V) MOTOROLA 100 HIPERCOMM BR1334  REV 3 , Divide by 2 or 4 Selected by the SW Pin NOTE: For applications up to 1.1GHz, please consult the MC12083 , Minimum Input Sensitivity versus Input Frequency ( Divide By 2 Mode, T = 25°C, Vq c = 2.7V) HIPERCOMM , ) Figure 2. Typical Output Amplitude versus Frequency over Temperature ( Divide By 2 Mode, V c c = 2.7V , MOTOROLA SEMICONDUCTOR TECHNICAL DATA 2.5GHz Low Power Prescaler With StandBy Mode The

OCR Scan

PDF

MC12095
BR1334
MC12095
HA 1100 soic
