DSA00305239.pdf
by Cypress Semiconductor

Partial File Text CY7C1346F 2-Mbit (64K x 36) Pipelined Sync SRAM Functional Description[1] Features · Registered inputs and outputs for pipelined operation · 64K × 36 common I/O architecture · 3.3V core powe
Datasheet Type Original

DSA00305239.pdf preview

Download Datasheet

User Tagged Keywords

CY7C1346F CY7C1346F-100AC CY7C1346F-133AC CY7C1346F-166AC