It is recommended to place the TLV5623CDGKR close to the power supply, use a solid ground plane, and keep the analog and digital signals separate. Additionally, use a 0.1uF decoupling capacitor between VCC and GND, and a 10uF capacitor between VREF and GND.
To configure the TLV5623CDGKR for 12-bit mode, connect the MODE pin to VCC. For 10-bit mode, connect the MODE pin to GND. Note that the MODE pin should be tied to a fixed voltage and not left floating.
The TLV5623CDGKR can handle clock frequencies up to 20 MHz. However, it's recommended to use a clock frequency between 1 MHz and 10 MHz for optimal performance.
The TLV5623CDGKR outputs data in a 2's complement format. For 12-bit mode, the output data is 12 bits wide, and for 10-bit mode, the output data is 10 bits wide. The output data can be easily converted to a signed integer format using a simple algorithm.
The TLV5623CDGKR has a power-on reset feature that initializes the device to a known state after power-up. The device resets to a default state, and the output data is undefined until the first conversion is complete.
TLV5623CDGKR datasheet
by Texas Instruments
