The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC4150CMS Linear Technology LTC4150 - Coulomb Counter/Battery Gas Gauge; Package: MSOP; Pins: 10; Temperature Range: 0°C to 70°C
LTC4150CMS#PBF Linear Technology LTC4150 - Coulomb Counter/Battery Gas Gauge; Package: MSOP; Pins: 10; Temperature Range: 0°C to 70°C
LTC4150IMS#TR Linear Technology LTC4150 - Coulomb Counter/Battery Gas Gauge; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LTC4150IMS Linear Technology LTC4150 - Coulomb Counter/Battery Gas Gauge; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C
LTC4150CMS#TR Linear Technology LTC4150 - Coulomb Counter/Battery Gas Gauge; Package: MSOP; Pins: 10; Temperature Range: 0°C to 70°C
LTC4150IMS#PBF Linear Technology LTC4150 - Coulomb Counter/Battery Gas Gauge; Package: MSOP; Pins: 10; Temperature Range: -40°C to 85°C

counter schematic diagram 74161 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
74573

Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
Text: CMOS chips that are readily available over the counter ( from such places as Maplin Electronics in the , -Bit Magnitude Comparator Quad 2-Input XOR Gate Decade Counter 4-Bit Binary Counter Monostable Multivibrator , / 4510 74161 / 74163 / 74193 / 74393 / 4029 74221 / 4098 / 4528 74123 74125 74132 74133 74137 74138 74139 74154 74157 74161 74163 74161 74164 74175 74193 74221 74240 74241 74244 74245 , 4 to 16 Line Decoder Quad 2 to 1 Line Select 4-Bit Binary Counter 4-Bit Binary Counter 8


Original
PDF
74160 pin description

Abstract: 74160 pin diagram of 74163 74160 function table LS161A 74161 logic diagram of 74160 74163 74163 four bit binary counter LS161
Text: decade (74160, 74LS160A, 74LS162A) and 4-bit ( 74161 , 74LS161A, 74163, 74LS163A) counters feature an , into the counter on the positive-going edge of the clock (providing that the set-up and hold , . PIN CONFIGURATION 74160, 74161 , 74163, LS160A, LS161A, LS 162A, LS163A Counters '160, '162 BCD Decade Counter '161, '163 4-Bit Binary Counter Product Specification TYPE TYPICAL PROPAGATION DELAY , 853-0531 81502 Signetics Logic Products Product Specification Counters 74160, 74161 , 74163, LS160A


OCR Scan
PDF 74LS160A, 74LS162A) 74LS161A, 74LS163A) LS160A, LS161A, LS162A, LS163A 74160 pin description 74160 pin diagram of 74163 74160 function table LS161A 74161 logic diagram of 74160 74163 74163 four bit binary counter LS161
74163 four bit binary counter

Abstract: LS162A 74163 pin configuration pin diagram of 74160 counter diagram 74161 pin diagram of 74163 162 bcd 74160 function table LS160A 74LS163A equivalent
Text: S ig n e tic s 74160, 74161 , 74163, LS160A, LS161A, LS162A, LS163A Counters Logic Products , , 74LS162A) and 4-bit ( 74161 , 74LS161A, 74163, 74LS163A) counters feature an internal carry lookahead and can , counting action and causes the data at the D0 - D 3 inputs to be loaded into the counter on the , place regardless of the levels at Count Enable (CEP, CET) inputs. '160, '162 BCD Decade Counter '161, '163 4-Bit Binary Counter Product Specification TYPE 74160 - 74163 74LS160A - 74LS163A TYPICAL


OCR Scan
PDF LS160A, LS161A, LS162A, LS163A 74LS160A, 74LS162A) 74LS161A, 74LS163A) 54LS/74LS S4LS/74LS 74163 four bit binary counter LS162A 74163 pin configuration pin diagram of 74160 counter diagram 74161 pin diagram of 74163 162 bcd 74160 function table LS160A 74LS163A equivalent
pin diagram of 74160

Abstract: 74160 function table pin diagram of 74163 74160 pin 74163 pin configuration 74ls161 counter pin configuration 74160 logic diagram of 74160 logic diagram 74160 74160 counter
Text: Signetics 74160, 74161 , 74163, LS160A, LS161A, LS162A, LS163A Counters Logic Products , ) and 4-bit ( 74161 , 74LS161 A, 74163, 74LS163A) counters feature an internal carry look-ahead and can be , counting action and causes the data at the D0-D3 inputs to be loaded into the counter on the positive-going , regardless of the levels at Count Enable (CEP, CET) inputs. PIN CONFIGURATION '160, '162 BCD Decade Counter 161, '163 4-Bit Binary Counter Product Specification TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY


OCR Scan
PDF LS160A, LS161A, LS162A, LS163A 74LS160A, 74LS162A) 74LS161 74LS163A) 54ls/74ls pin diagram of 74160 74160 function table pin diagram of 74163 74160 pin 74163 pin configuration 74ls161 counter pin configuration 74160 logic diagram of 74160 logic diagram 74160 74160 counter
Not Available

Abstract: No abstract text available
Text: 1 74160, 74161 , 74163, LS160A, LS161A, LS162A, LS163A S ig n e lic s Counters Logic , Counter TYPE DELAY '161, '163 4-Bit Binary Counter Product 74160 - 74163 Specification 32MHz , s e tta b le d e c a d e (74160, 74LS160A, 74LS162A) and 4-bit ( 74161 , 74LS161A, 74163, 74LS163A , the D0 - D 3 inputs to be loaded into the counter on the positivegoing edge of the clock (providing , 81502 Product Specification Signetics Logic Products Counters 74160, 74161 , 74163, LS160A


OCR Scan
PDF LS160A, LS161A, LS162A, LS163A 32MHz 74LS160A 74LS163A 74LS160tput S4LS/74LS
74191, 74192, 74193 circuit diagram

Abstract: Truth Table 74161 IC 7402, 7404, 7408, 7432, 7400 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions 74191, 74192, 74193 counter 74168 truth table of ic 7495 A schematic diagram for the IC of 7411
Text: timer is 74161 counter % % register is an octal FF % ) END; Altera Corporation BEGIN % set up , Schematic capture w ith Mentor G raphics' N E T E D software A H D L supporting state machines, Boolean , Features LI General Description Mentor Graphics Schematic Capture EDIF Netlist Writer The , a rd w a re Figure 1. PLS-WS/HP Block Diagram Device Simulation Board Simulation - Shading , supports both schematic and text design entry options. Hierarchical schematic designs are entered with the


OCR Scan
PDF HP400 QIC-24, 60-Mbytetape 74191, 74192, 74193 circuit diagram Truth Table 74161 IC 7402, 7404, 7408, 7432, 7400 counter schematic diagram 74161 7408, 7404, 7486, 7432 74244 uses and functions 74191, 74192, 74193 counter 74168 truth table of ic 7495 A schematic diagram for the IC of 7411
IC 74161

Abstract: IC 74160 lm 74161 IC 74160 decade counter diagram ic 74163 IC 74160 for decade counter 74160 LM 74160 pin diagram of ic 74163 74161/74160 function table
Text: e tta b le d e ca de (74160, 74LS160A, 74LS162A) and 4-bit ( 74161 , 74LS161A, 74163, 74LS163A , - D3 inputs to be loaded into the counter on the positivegoing edge of the clock (providing that the , (CEP, CET) inputs. Plastic SO NOTE: 74160, 74161 , 74163, LS160A, LS161A, LS162A, LS163A '160, '162 BCD Decade Counter '161, '163 4-Bit Binary Counter Product Specification TYPE 7 4 1 6 0 -7 4 1 , P roduct S p ecification Counters 74160, 74161 74163, LS160A, LS161A, LS162A, LS163A A LOW


OCR Scan
PDF 74LS160A, 74LS162A) 74LS161A, 74LS163A) 54LS/74LS IC 74161 IC 74160 lm 74161 IC 74160 decade counter diagram ic 74163 IC 74160 for decade counter 74160 LM 74160 pin diagram of ic 74163 74161/74160 function table
ic 74160

Abstract: IC 74160 decade counter diagram ic 74163 IC 74161 pin diagram of ic 74163 lm 74161 diagram of IC 74160 of 74160 ic LM 74160 diagram of IC 74161
Text: Signetics 74160, 74161 , 74163, LS160A, LS161A, LS162A, LS163A Counters Logic Products '160, '162 BCD Decade Counter '161, '163 4-Bit Binary Counter Product Specification FEATURES · , -bit ( 74161 , 74LS161 A, 74163, 74LS163A) counters feature an internal carry look ahead and can be used for , and causes the data at the D0 - D3 inputs to be loaded into the counter on the positivegoing edge of , 653-0531 81502 Signetics Logic Products P roduct S pecifica tio n Counters 74160, 74161 , 74163


OCR Scan
PDF LS160A, LS161A, LS162A, LS163A 74LS160A, 74LS162A) 74LS161 74LS163A) 54LS/74LS F08270S ic 74160 IC 74160 decade counter diagram ic 74163 IC 74161 pin diagram of ic 74163 lm 74161 diagram of IC 74160 of 74160 ic LM 74160 diagram of IC 74161
1997 - 74188

Abstract: DL1416 74S472 74151 8 by 1 Multiplexer 74C161 74C16 PROM 74188 74151 multiplexer oscillator canned 74c157
Text: adapted for other message and character length combinations. 1 16 74161 U5 + 10 2 1 9 7 1 74161 U4 D C B A 7 11 12 13 14 2 + D C B A 11 12 13 14 6 14 Oil T e mp Ca t , a t a A 1 A0 C E W 7 Data CE3 CE2 D e c o de r CE1 CE0 W Binary Counter O SC , go through the complete sequence once each time a switch is operated. Figure 3 is the schematic for


Original
PDF DLX1414 74C161 74C16 74S472 74C157 74188 DL1416 74S472 74151 8 by 1 Multiplexer 74C161 PROM 74188 74151 multiplexer oscillator canned
1995 - XAPP001

Abstract: XAPP001O XAPP001V XC3100 74161 xapp
Text: was pioneered in the popular 74161 TTL-MSI counter , a fast non-loadable synchronous binary counter of , clock to a larger, slower counter . This scheme was adapted for use in cascading the synchronous 74161 , High-Speed Synchronous Prescaler Counter ® XAPP 001.002 Application Note By PETER ALFKE , CLBs, the counter is segmented into a series of tri-bits. Design files are available for 8, 10, 12, 16, 20 and 24-bit versions of this counter . Specifications Xilinx Family Length Maximum Clock


Original
PDF XC3000-series 24-bit XC3100A-2 XC3000A/XC3100A 24-bit X6059 X2012A X2014A XAPP001 XAPP001O XAPP001V XC3100 74161 xapp
Truth Table 74160

Abstract: Truth Table 74161
Text: HCTS160T Data Sheet July 1999 Radiation Hardened Synchronous Counter File Number , Radiation Hardened High Speed Presettable BCD Decade Synchronous Counter that features an asynchronous , , disables counting and allows data at the preset inputs, PO P3, to be loaded into the counter . The counter , Functional Diagram PO P1 P2 P3 TRUTH TABLE INPUTS OPERATING MODE OUTPUTS MR CP PE , counter is at term inal count (HHHH for 161 and HLLH for 160). 2. The H IG H-to-LO W transition of PE or


OCR Scan
PDF HCTS160T MIL-PRF-38535 100kRAD HCTS160T 1-800-4-HARRIS Truth Table 74160 Truth Table 74161
Truth Table 74161

Abstract: No abstract text available
Text: HCTS160T Semiconductor December 1998 Data Sheet Radiation Hardened Synchronous Counter , Harris HCTS160T is a Radiation Hardened High Speed Presettable BCD Decade Synchronous Counter that , into the counter . The counter is reset by a low on the master reset input, MR. Two count enables, PE , ark of Harris C orporation. HCTS160T Functional Diagram PO P1 P2 P3 TRUTH TABLE , . NOTES: 1. The TC output is HIGH when TE is HIGH and the counter is at term inal count (HHHH for 161 and


OCR Scan
PDF HCTS160T MIL-PRF-38535 100kRAD HCTS160T 1-800-4-HARR Truth Table 74161
2000 - DL1416

Abstract: 74188 CD4047 PROM 74188 74c157 74151 74C161 DLX1414 4047 BE 256X8
Text: display. 1 16 74161 U5 + 10 2 1 9 7 1 74161 U4 D C B A 7 11 12 13 14 2 + , Binary Counter OSC 2000 Infineon Technologies Corp. · Optoelectronics Division · San Jose, CA , operated. Figure 3 is the schematic for a sales demo box for the DLX1414. A 256X8 PROM was used to


Original
PDF 74C161 74C157 1-888-Infineon DL1416 74188 CD4047 PROM 74188 74151 74C161 DLX1414 4047 BE 256X8
Truth Table 74160

Abstract: IC 74160 Truth Table 74161 IC 74161
Text: Radiation Hardened Synchronous Counter H arris' Satellite Applications FlowTM (SAF) devices are fully , BCD Decade Synchronous Counter that features an asynchronous reset and look-ahead carry logic , the preset inputs, PO P3, to be loaded into the counter . The counter is reset by a low on the master , atellite A pplications FlowTM (SAF) is a tradem ark of Harris C orporation. HCTS160T Functional Diagram , and the counter is at term inal count (HHHH for 161 and HLLH for 160). 2. The H IG H-to-LO W


OCR Scan
PDF HCTS160T 100kRAD HCTS160T 1-800-4-HARR Truth Table 74160 IC 74160 Truth Table 74161 IC 74161
multiplexor 74151

Abstract: 74151 PIN DIAGRAM counter schematic diagram 74161 Altera EPM5128 EPM5128 74151 74151 multiplexer 7400 databook counter schematic diagram 74151 jk 7400
Text: System featuring hierarchical schematic capture, 7400 series symbol library, and timing simulation , 68 pin PGA. CONNECTION DIAGRAM 1- HI- 1- I/O I 60 ] I/o i/o: 11 _J 59 ] I , EPM5128 and EPM5127 are designed to replace large amounts of TTL SSI and MSI logic. For example, a 74161 counter utilizes only 3% of the 128 Macrocells available in the EPLD. Similarly, a 74151 8 to 1 , which supports hierarchical schematic entry, Boolean equation, and state machine design. The powerful


OCR Scan
PDF EPM5127 EPIVI5128 33MHz PM5127 EPM5128, EPM5127 EPM5128 multiplexor 74151 74151 PIN DIAGRAM counter schematic diagram 74161 Altera EPM5128 74151 74151 multiplexer 7400 databook counter schematic diagram 74151 jk 7400
1999 - Truth Table 74160

Abstract: IC 74160 ic 74161 Truth Table 74161 IC 74160 DATA SHEET IC 74160 decade counter diagram data sheet IC 74161 74161 truth table HCTS160 HCTS160DTR
Text: HCTS160T Data Sheet July 1999 Radiation Hardened Synchronous Counter File Number , High Speed Presettable BCD Decade Synchronous Counter that features an asynchronous reset and , counting and allows data at the preset inputs, P0 P3, to be loaded into the counter . The counter is reset , trademark of Intersil Corporation. HCTS160T Functional Diagram P0 P1 3 P2 4 P3 5 6 , . NOTES: 1. The TC output is HIGH when TE is HIGH and the counter is at terminal count (HHHH for 161 and


Original
PDF HCTS160T MIL-PRF-38535 100kRAD HCTS160T Truth Table 74160 IC 74160 ic 74161 Truth Table 74161 IC 74160 DATA SHEET IC 74160 decade counter diagram data sheet IC 74161 74161 truth table HCTS160 HCTS160DTR
2002 - IC 74160

Abstract: Truth Table 74161 ic 74161 Truth Table 74160 IC 74160 decade counter diagram IC 74160 DATA SHEET logic diagram of 74160 data sheet IC 74161 HCTS160KTR IC 74160 decade counter
Text: HCTS160T TM Data Sheet July 1999 Radiation Hardened Synchronous Counter FN4626 , High Speed Presettable BCD Decade Synchronous Counter that features an asynchronous reset and , counting and allows data at the preset inputs, P0 P3, to be loaded into the counter . The counter is reset , Intersil Corporation. HCTS160T Functional Diagram P0 P1 3 P2 4 P3 5 6 SPE MR Q1 , output is HIGH when TE is HIGH and the counter is at terminal count (HHHH for 161 and HLLH for 160). 2


Original
PDF HCTS160T FN4626 MIL-PRF-38535 100kRAD HCTS160T IC 74160 Truth Table 74161 ic 74161 Truth Table 74160 IC 74160 decade counter diagram IC 74160 DATA SHEET logic diagram of 74160 data sheet IC 74161 HCTS160KTR IC 74160 decade counter
74139 demultiplexer

Abstract: 74169 SYNCHRONOUS 4-BIT BINARY COUNTER pin diagram 41 multiplexer 74153 3-8 decoder 74138 pin diagram bcd counter using j-k flip flop diagram pin diagram priority decoder 74148 CI 74151 74165 block diagram 74181 74175 clock 74151 demultiplexer
Text: Synchronous Decade Counter (0160) 42 18 74161 Synchronous 4-Bit Binary Counter (0161) 42 19 74162 Synchronous Decade Counter (0162) 42 20 74163 Synchronous 4-Bit Binary Counter (0163) 42 21 74164 8 , Divide-by-twelve Counter (0092) 23 5 7493 4-Bit Binary Counter (0093) 18 6 7494 4-Bit Shift Register (0094) 32 , 8-Bit Shift Register (0166) 52 24 74169 Synchronous 4-Bit Binary Up/Down Counter (0169) 51 25 , Counter with Down/Up Mode Control (0190) 52 29 74191 Synchronous 4-Bit Binary Up/Down Counter with Down


OCR Scan
PDF MSM60300, MSM60700, MSM61000 MSM60300. MSM60700. MSMC0300 MSM60700 MSM61000 74139 demultiplexer 74169 SYNCHRONOUS 4-BIT BINARY COUNTER pin diagram 41 multiplexer 74153 3-8 decoder 74138 pin diagram bcd counter using j-k flip flop diagram pin diagram priority decoder 74148 CI 74151 74165 block diagram 74181 74175 clock 74151 demultiplexer
74169 SYNCHRONOUS 4-BIT BINARY COUNTER

Abstract: 74139 demultiplexer 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74151 pin diagram 41 multiplexer 74153 JK Shift Register 74195 Multiplexer 74153 bcd counter using j-k flip flop diagram CI 74138
Text: Divide-by-twelve Counter 4-Bit Binary Counter 4-Bit Shift Register 4-Bit Shift Register 3-Line to 8-Line Decoder , cont'd No. 15 16 17 18 19 20 21 22 23 24 25 26 27 28 74157 74158 74160 74161 74162 74163 74164 74165 , Quadruple 2-line to 1-line Data Selector/Multiplexer Synchronous Decade Counter Synchronous 4-Bit Binary Counter Synchronous Decade Counter Synchronous 4-Bit Binary Counter 8-Bit Parallel-Out Serial Shift Register Parallel-LOAD 8-Bit Shift Register 8-Bit Shift Register Synchronous 4-Bit Binary Up/Down Counter


OCR Scan
PDF MSM60300, MSM60700, MSM61000 MSM61000 74169 SYNCHRONOUS 4-BIT BINARY COUNTER 74139 demultiplexer 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74151 pin diagram 41 multiplexer 74153 JK Shift Register 74195 Multiplexer 74153 bcd counter using j-k flip flop diagram CI 74138
74160 pin layout

Abstract: am7416 IC 74160 DATA SHEET ic 74163 AM-7416 pin diagram of ic 74163 pin diagram of 74163 pins and their function in ic 74163 7416l data sheet IC 74161
Text: try antiraiy atntooAad in an Utero Oven product. Am54/74160 • Am54/ 74161 ^ .Am. 9Ù Am54/74162 â , DESCRIPTION TM Am£4/74160, Am64/74t6». Am64/74)62 end Amb4/74)63 f/ftchronovi, praeettable counter * have , . Am64rt4160 Synchronous D*cade Countar LOAD1-®—<>- LOGIC DIAGRAMS Am54/74163 Synchronous Binary Counter , shown for the Am54/74163 binary counters. Am54/ 74161 Synchronous »nary counters a»e *.m. clear is , SN54J63W SN&4163X LOGIC SYMBOL VCC - P.n 16 GND " P-n 8 CONNECTION DIAGRAM Top View Vcc0,"T*jT- q . -


OCR Scan
PDF 150ft Am74163 Am64153 74160 pin layout am7416 IC 74160 DATA SHEET ic 74163 AM-7416 pin diagram of ic 74163 pin diagram of 74163 pins and their function in ic 74163 7416l data sheet IC 74161
1996 - vhdl code for 4 bit ripple COUNTER

Abstract: design excess 3 counter using 74161 CONVERT E1 USES vhdl counter schematic diagram 74161 vhdl 74161 address generator logic vhdl code VHDL program to design 4 bit ripple counter 74XXX vhdl code dma controller vhdl code for 4 channel dma controller
Text: . Four 74161 counters are used to construct this counter as shown in Figure 12. The WR_WCNT sig , process by featuring erview cockpit which appears when you invoke both schematic and VHDL design , Using ViewGen generates schematic symbols from sche matic drawing. The resulting symbol could then be instantiated on other, higherlevel schematics. All designs ( schematic and VHDL) are converted to VHDL, so for designs containing schematics, Expt1076 is run to translate the viewdraw schematic into


Original
PDF DOUT00-DOUT15) CY7C383A. vhdl code for 4 bit ripple COUNTER design excess 3 counter using 74161 CONVERT E1 USES vhdl counter schematic diagram 74161 vhdl 74161 address generator logic vhdl code VHDL program to design 4 bit ripple counter 74XXX vhdl code dma controller vhdl code for 4 channel dma controller
Ls 74160

Abstract: 74161 74160 74160 counter 74161 Hct 74LS160A fcy 101
Text: - 126- 74161 Synchronous Presettable Binary Counter with Clear -fit r" Rlffll OUTPUTS CARRY .-*-. ENA6L IUTPUT °A "B qC °Q T iH/^lMRLTiTiril III I I 1 RIPPLE 0A Oe Of- OQENABLE CARRY T OUTPUT CLIA« LOAD r. ENABLE a a a c up 1 1 1 II LOAD f "iinifiifiitisfiitiinir J*S * Xfl IN mil OUT N LS ALS ALSK F S AS AC ACT HC HCU HCT BC BCT *a Clf Aft :lock a e c d , scit ; ' D D DFS DF DF 74160, 74161 — 127 — 74LS160A


OCR Scan
PDF 74LS160A Ls 74160 74161 74160 74160 counter 74161 Hct fcy 101
1988 - 74151 waveform

Abstract: CY7C340 5128LC 7C340 7C340 programming eprom programmer FLASH370 CY7C346 vhdl 74161 CY7C342B
Text: MSI logic. For example, a 74161 counter 0.65micron shrinks of the original 0.8mi utilizes only 3% of , . Warp3 is a sophisticated CAE ferent 7400 series part numbers currently tool that includes schematic , interface Schematic capture (ViewDrawt) Max Family Members Feature Macrocells MAX FlipFlops MAX , array is the I/O control block of the LAB. Figure 6 shows the I/O block diagram . The threestate buffer , C3402 ARRAY Figure 2. T ypical LAB Block Diagram Figure 3. 7C344 LAB Block Diagram 3


Original
PDF 7c340: CY7C340 35aproductmacrocell. 74151 waveform 5128LC 7C340 7C340 programming eprom programmer FLASH370 CY7C346 vhdl 74161 CY7C342B
Not Available

Abstract: No abstract text available
Text: çm H A R R IS HCTS160MS SEMICONDUCTOR Radiation Hardened Synchronous Counter December , counter that features an asynchronous reset and look-ahead carry logic. Counting and parallel presetting , be loaded into the counter . The counter is reset by a low on the master reset input, MR. Two count , LOW-to-HIGH clock transition NOTES: 1. The TC output is HIGH when TE is HIGH and the counter is at terminal count (HHHH for 161 and HLLH for 160) 2. The HIGH-to-LOW transition of PE or T E o n the 54/ 74161


OCR Scan
PDF HCTS160MS MIL-STD-1835 CDIP2-T16,
pin diagram of ic 74163

Abstract: CD74HCT160 CD74HC160 IC 74160 CD54HC160 74163 four bit binary counter AL207 C074HC16
Text: DIAGRAM po pi p2 p3 _ 5 spe 92CS-37958 Presettable Counters CD54/74HC/HCT160 BCD Decade Counter , Asynchronous Reset CD54/74HC/HCT161 4-Bit Binary Counter , Asynchronous Reset CD54/74HC/HCT162 BCD Decade Counter , Synchronous Reset CD54/74HC/HCT163 4-Bit Binary Counter , Synchronous Reset Type Features: â , allows data at the P0 to P3 inputs to be loaded into the counter (provided that the setup and hold , with respect to the clock must be met. Two count enables, PE and TE, in each counter are provided for


OCR Scan
PDF CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT CD54/74HC/HCT163 43G2271 0G17hl2 92CS-37958 CD54/74HC/HCT160 CD54/74HC/HCT162 pin diagram of ic 74163 CD74HCT160 CD74HC160 IC 74160 CD54HC160 74163 four bit binary counter AL207 C074HC16
Supplyframe Tracking Pixel