The Datasheet Archive

    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Feeds Parts Directory Manufacturer Directory

    Top Results (6)

    Part ECAD Model Manufacturer Description Datasheet Download Buy Part
    7432E0225S01LF Amphenol Communications Solutions Smart Card Reader, Input Output Connectors, Connectors for Vandalism Proof, 8 contacts, Durability Environment, TMT Lead Free. Visit Amphenol Communications Solutions
    7432E0525S01LF Amphenol Communications Solutions Smart Card Reader, Input Output Connectors, Connectors for Vandalism Proof, 8 contacts, Durability Environment, TMT Lead Free. Visit Amphenol Communications Solutions
    74FCT807BTPYGI Renesas Electronics Corporation 1:10 Clock Driver w/TTL Outputs Visit Renesas Electronics Corporation
    74FCT807CTPYGI Renesas Electronics Corporation 1:10 Clock Driver w/TTL Outputs Visit Renesas Electronics Corporation
    74FCT807BTPYG8 Renesas Electronics Corporation 1:10 Clock Driver w/TTL Outputs Visit Renesas Electronics Corporation
    74FCT807CTPYG8 Renesas Electronics Corporation 1:10 Clock Driver w/TTL Outputs Visit Renesas Electronics Corporation

    ci 7432 ttl Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags
    CI 7432

    Abstract: asea relay RI asea directional relay RXPE asea time-lag relay RI rxpe40 RXPE 42 210-BA RXPE 40 RAEPA RXSF1
    Text: etc. 1) External releasa Fig. 13. Diagram 7432 0D22-AB ASEA Protective relay with delayed tripping , . Diagram 7432 00&J.M Protective relay with instantaneous tripping, version B Cat. No. RK 851 122-BA Weight , , Fig. 17, Oiagram 7432 0023-BA Single-phase directional earth-fault protective relay for solidly , RXKB 1 Time-lag relay 319 RXME 18 Auxlliajy relay 1) E*t?rngi reieaae Fltf. 30. Diagram 7432 0031 , Time-Jag relay 313 RXSF 1 Signal r&lay Altlrim etc. 1) Exierfiai release Frg. 21. DJagrem 7432 0031-CB 11


    OCR Scan
    PDF RK31-10 014S-AC RXME18 RK21-10 RK27-10 Q022-AB 121-AB 0023-AA 122-AA 0031-AB CI 7432 asea relay RI asea directional relay RXPE asea time-lag relay RI rxpe40 RXPE 42 210-BA RXPE 40 RAEPA RXSF1
    asea type ir

    Abstract: asea type ir harmonic RK92-11 OOE-02 asea relay RI CI 7432 ufc 101 rtxp 18 CIRCUIT DIAGRAM 7432 HJ EC-35-1 transformer
    Text: 416-413 50 « d17-41 a Alarm, elt. Fig. 1. RAISA, basic version Dlggrgm 7432 OCMO-AA 2 Restraining unit , Irlpplng. counlei antf indication Diagram 7432 OOOS-DA 5 ASEA Mode of operation Oporatng -Firoupr The , if1 15 tjpplid l-t.Ti his 10 l£V4l c. (J^ bt;gn« *rgsr ttijn Ihp. gyigl Ci gparallaiMl v^Ilm (J,. i , nij h. njjsr ci ihg n^-.M.-íin Ormp «i- y. b h-.J = that: 1Mb n ■■jIIoiihI lr- ■i I'IMUI


    OCR Scan
    PDF 001-DA S-721 1B51-12 0M8-10W asea type ir asea type ir harmonic RK92-11 OOE-02 asea relay RI CI 7432 ufc 101 rtxp 18 CIRCUIT DIAGRAM 7432 HJ EC-35-1 transformer
    400EM

    Abstract: 472EM cdb 400E CI 74151 CDB404E 4153E 7404 7408 7432 4121EM IC TTL 7460 446E
    Text: 74LS14 74 L S I 5 3 0 0 0 0 0 0 0 0 0 0 0 0 X ■. X T.T.L . S .A . LOW 54H00 , 7406 7407 7408 7409 7410 7413 7416 7417 7420 7430 7432 7437 7438 7440 7442 7446 7447 , T E G R A T E D I C IR C U IT S T.T.L . DUAL 4 - INPOT NAND SCHMITT-TRIGGERS SERIES , : Y = A + B u k } 7432 5432 ( CDB ( CDB 43 2 E ) 432EM) ^2Y j P C A E T 116 , €” PACKAGE MP- 117 -kzt g v« OU A IHPUYS :‘ E 33*® 1 C.I E o«(T B 74151 B 54151


    OCR Scan
    PDF 74LS00 74LS02 74LS03 74LS04 74LS05 74LS08 74LS09 74LS11 74LS12 74LS13 400EM 472EM cdb 400E CI 74151 CDB404E 4153E 7404 7408 7432 4121EM IC TTL 7460 446E
    7408, 7404, 7486, 7432

    Abstract: RF400U functional diagram of 7400 and cd 4011 ls 7404 180 nm CMOS standard cell library TEXAS INSTRUMENTS 74191 4BITS s273 buffer 74374 7408 CMOS cmos 7404
    Text: AN420LJ CMOS/ TTL TYPE 7427 7427 7430 7430 7430 7432 7432 7440 7450 7451 74S51 7458 7474 7474 7474 7474 , predesigned, fully characterized functions, and 40 are software macros providing JTAG-compatible SCOPE and TTL , noted) PARAMETER CMOS threshold VO H High-level output voltage1 ' TTL threshold Outputs without a terminator CMOS threshold TTL threshold VOL Low-level output voltage* Outputs without a terminator TGC104 , Noninverting CMOS Inverting 70-jiA Pull-up 70-jiA Pull-down Hysteresis Standard Standard TTL Noninverting 70


    OCR Scan
    PDF TGC100 20-mA Sink/12mA TDB10LJ 120LJ TDC11LJ TDN11LJ 100MHz 7408, 7404, 7486, 7432 RF400U functional diagram of 7400 and cd 4011 ls 7404 180 nm CMOS standard cell library TEXAS INSTRUMENTS 74191 4BITS s273 buffer 74374 7408 CMOS cmos 7404
    Not Available

    Abstract: No abstract text available
    Text: † 2A 26 235 260 285 pF φ 2B † 2 MIN. φ 1A † 1 Pin No φ 1BO , 5 6 pF Last stage shift register clock pin capacitance † 2L φ 2L 34 4 5 6 pF Reset gate clock pin capacitance † R φR 6 11 12 13 pF Reset feed-through level clamp clock pin † CP φ CP 35 13 15 17 pF † TG φ TG1 24 , 155 170 185 pF φ TG3 17 155 170 185 pF † 1, † 2 are equivalent


    Original
    PDF
    0221l

    Abstract: APPLICATION NOTES CD 7474 IC bit-slice TGC119 TGC100 IPF 830 RC02X ci 7432 ttl DTN20 tsg 271
    Text: 40 are software macros providing JTAG-compatible SCOPE and TTL /CMOS-type MSI functions that can be , High-level output voltage* TTL threshold Outputs without a terminator CMOS threshold Iqh S Rated V0L Low-level output voltage* TTL threshold Outputs without a terminator TGC102 TGC103A TGC104 TGC105A TGC106 , -nA Pullup TTL Noninverting 70-(iA Pulldown Hysteresis MACRO IP I10U IPL01LJ IPU01LJ IP I06U IPI00LJ IP I04 U , ) OUTPUT CURRENT (SOURCE/SINK) (mA) 2/2 MACRO INPUT THRESHOLD CMOS TTL CMOS (AND NOISE REDUCTION


    OCR Scan
    PDF TGC100 16-mA Slnk/12-mA 0221l APPLICATION NOTES CD 7474 IC bit-slice TGC119 IPF 830 RC02X ci 7432 ttl DTN20 tsg 271
    1995 - ci 7432 ttl

    Abstract: LM741 DG212 DG212CJ DG212DY TL081 DG211 DG211CJ DG211DY ci 7432
    Text: DG211/212 Siliconix LowCost Monolithic Quad SPST CMOS Analog Switches Features D D D D Benefits "15V Analog Signal Range TTL Compatibility Logic Inputs Accept Negative Voltages , Room See Switching Time T Ci i VS = 2 V S S i hi Ti Test Circuit, 460 1000 Room 360 , + Positive Supply Volt age (V) VNegative Supply Voltage (V) 1.6 V of TTL to zero volts by , V WR 7432 GND V- CS Address Bus Address Decoder 1 kW DG211 or DG212 -15 V


    Original
    PDF DG211/212 DG211 DG212 DG212 74C04 MM74C73 LM741 ci 7432 ttl LM741 DG212CJ DG212DY TL081 DG211CJ DG211DY ci 7432
    Not Available

    Abstract: No abstract text available
    Text: 235 260 285 pF φ 2A 26 235 260 285 pF φ 2B † 2 MIN. φ 1A † 1 Pin No φ 1BO Shift register clock pin capacitance Symbol Note Pin 16 235 260 285 pF 7 4 5 6 pF Last stage shift register clock pin capacitance † 2L φ 2L 34 4 5 6 pF Reset gate clock pin capacitance † R φR 6 11 12 13 pF Reset feed-through level clamp clock pin † CP φ CP 35 13 15 17


    Original
    PDF
    ic 74226

    Abstract: jk flip flop 74103 ic D flip flop 7474 7471 rs flip flop 4011 flip flop IC 7400 SERIES list Ic ttl 7490, 7493, 7495 ci 74386 7414 NOT gate ic IC LA 74141
    Text: N UM B ER OF GATES · TTL 7 4 0 0 SERIES TTL Part N o. 7400 7401 7402 7403 7404 7405 7406 7407 7408 7409 7410 7411 7412 7413 7414 7415 7416 7417 7420 7421 7422 7423 7425 7426 7427 7428 7430 7432 7433 , 45 6 5 8 7 7 6 6 6 9 8 8 16 15 14 20 15 14 20 14 20 17 80 27 57 80 73 12 19 320 TTL Part N o. 7490 , 100 100 80 76 TTL Part N o. 74192 74193 74194 74195 74196 74197 74198 74199 74225 74226 74245 74246 , Ci OP4 C2 B IA S -1 B IA S -2 DGND OP5 + IN OP5 - I N OP5 OUT OP5 OP5 CP3 CP3 V ref À CF2 OP


    OCR Scan
    PDF RP3G01 RP3G01 ic 74226 jk flip flop 74103 ic D flip flop 7474 7471 rs flip flop 4011 flip flop IC 7400 SERIES list Ic ttl 7490, 7493, 7495 ci 74386 7414 NOT gate ic IC LA 74141
    Not Available

    Abstract: No abstract text available
    Text: pre-emphasis. Input Waveform ci at f ip ! n einrtat FLAT FIELD signal STAIR STEP signal APL50 , 9 0 -C CI R o 35ch- -583.25MHz k45ch—663.25MHz X 55ch ■-743.25M Ha ■• 0 , C.C.i.F 035 :h-583.25MHz i i 15 m •o js A45<:h-663.2 .5MHz *55<:h- 743.2 15MHz â


    OCR Scan
    PDF CXA1733N CXA1733N 750MHz 20PIN 225M1L SSOP-20P-L01 S50P020 P-0225 D1241D
    2009 - ci 7432

    Abstract: AS5LC512K8 7432 truth table
    Text: CI 9 pF 4 Co 6 pF 4 o TA = 25 C, f = 1MHz VIN = 0 Austin Semiconductor , CYCLE NO. 11, 2 (Address Controlled, CE\ = OE\ = VIL, WE\ = VIH) 7432 565410987654321 5 7654309


    Original
    PDF AS5LC512K8 36-Pin MIL-STD-883 -40oC -55oC 125oC ci 7432 AS5LC512K8 7432 truth table
    2002 - ci 7432

    Abstract: ASI 0920 AS5LC512K8
    Text: CI 9 pF 4 Co 6 pF 4 o TA = 25 C, f = 1MHz VIN = 0 Austin Semiconductor , NO. 11, 2 (Address Controlled, CE\ = OE\ = VIL, WE\ = VIH) 7432 565410987654321 5 7654309


    Original
    PDF AS5LC512K8 36-Pin MIL-STD-883 AS5LC512K8DJ-20L/883C AS5LC512K8EC-15L/IT ci 7432 ASI 0920 AS5LC512K8
    2007 - PFBGA10UX121

    Abstract: ci 7445 diode T325 CI 7446 connecting diagram for ic 7432 IC 7432 corner frequency T322 making S2R72C05 ic 7442 details PFBGA10
    Text: . 30 7.3.1 7.3.2 7.3.3 7.3.4 7.4 7.4.1 7.4.2 7.4.3 7.4.3.1 7.4.3.2 AC Characteristics , Terminal Capacitance Symbol CI Condition f = 10MHz HVDD = CVDD = LVDD = VSS f = 10MHz HVDD = CVDD = LVDD = , Sheet (Rev.1.00) EPSON 29 7 ELECTRICAL CHARACTERISTICS 7.4.3.2 Specifications When


    Original
    PDF S2R72C05* PFBGA10UX121 ci 7445 diode T325 CI 7446 connecting diagram for ic 7432 IC 7432 corner frequency T322 making S2R72C05 ic 7442 details PFBGA10
    7408, 7404, 7486, 7432 use NAND gate

    Abstract: JLCC-68 ci 74386 cI 74150 jLCC68 74153 full adder 7402, 7404, 7408, 7432, 7400 74106 sln 7404 LCC-64
    Text: 10.0 mA, available. Puli-up/pull-down input buffers available. Single 5V power supply. TTL , Input Capacitance CIN - - 9 PF Output Capacitance CoUT - - 9 PF I/O Pin Capacitance ci /o - - 11 PF , F-Macros are created and offered by Fujitsu to emulate the function of popular Industry-standard TTL , (F-Macros) which duplicate the function of many popular Industry-standard TTL devices and RAM macros which , Industry-standard TTL functions. They may be used In the design exactly the same as user macros. Designers


    OCR Scan
    PDF MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx M865xxxx) MB67xxxx) MB66xxxx) 350AVB 540AVB 850AVB 7408, 7404, 7486, 7432 use NAND gate JLCC-68 ci 74386 cI 74150 jLCC68 74153 full adder 7402, 7404, 7408, 7432, 7400 74106 sln 7404 LCC-64
    counter 7468

    Abstract: umi u26 "CMOS GATE ARRAY" fuji ci 7483 74181 74175 clock 74154 chip configuration u26 umi 74106 9 bit comparator using 7485 CI 7408
    Text: 5V power supply. TTL compatible I/O, CMOS input and Schmitt trigger Input. Popular CAE , PF I/O Pin Capacitance ci /o - - 11 PF AVB SERIES CAPACITANCE (Ta = 25 °C, VDD= V, = 0 volts, f = , created and offered by Fujitsu to emulate the function of popular industry-standard TTL devices. They are , industry-standard TTL devices and RAM macros which provide from 1K to 2K of single-port static RAM on chip. Also , Industry-standard TTL functions. They may be used In the design exactly the same as user macros. Designers


    OCR Scan
    PDF MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx MB65xxxx) MB67xxxx) MB66xxxx) J22833 CA95054-3197. D-6000 counter 7468 umi u26 "CMOS GATE ARRAY" fuji ci 7483 74181 74175 clock 74154 chip configuration u26 umi 74106 9 bit comparator using 7485 CI 7408
    2010 - laser driver TTL circuits

    Abstract: laser diode symbol schematic PULSED LASER DIODE DRIVER laser diode MD 202 Laser Diode 10 pin laser diode driver 200 mhz LDA DIODE G003 G008
    Text: 1 & VSY REF SYN EP 100 nF. N LDK + CI - LVDS/ TTL ECI + EN CI x240 - CIS .10 nF. AGND VDD TTL MD CID ECI OUTPUT DRIVER INPUT , EP EN TTL VSY SYN RGND RVDD LDK AGND CIS CI LDA Power Supply Enable Averaging Control APC setup, monitor input Laser Current Monitor Enable Pulldown Current at CI Positive LVDS/ TTL , Voltage at RSI, VSY, SYN, EP, EN, TTL , REGE, AVG, CID, RGND, MD, CI , IMON, RVDD, LDA, NERR, NSLP -0.7


    Original
    PDF QFN24 QFN24 D-55294 laser driver TTL circuits laser diode symbol schematic PULSED LASER DIODE DRIVER laser diode MD 202 Laser Diode 10 pin laser diode driver 200 mhz LDA DIODE G003 G008
    2011 - ic-NZN

    Abstract: G003 G008 laser diode driver ic laser driver TTL circuits
    Text: 1 & VSY REF SYN EP 100 nF. N LDK + CI - LVDS/ TTL ECI + EN CI x240 - CIS .10 nF. AGND VDD TTL MD CID ECI OUTPUT DRIVER INPUT , EP EN TTL VSY SYN RGND RVDD LDK AGND CIS CI LDA Power Supply Enable Averaging Control APC setup, monitor input Laser Current Monitor Enable Pulldown Current at CI Positive LVDS/ TTL , 20 mA G013 V()c Voltage at RSI, VSY, SYN, EP, EN, TTL , REGE, AVG, CID, RGND, MD, CI , IMON


    Original
    PDF QFN24 QFN24 D-55294 ic-NZN G003 G008 laser diode driver ic laser driver TTL circuits
    2012 - LDA DIODE

    Abstract: No abstract text available
    Text: / TTL + - + x240 CI ECI CI CIS .10 nF. TTL CID INPUT INTERFACE NERR OverTemp. 1 , CID EP EN TTL VSY SYN RGND RVDD LDK AGND CIS CI LDA Power Supply Enable Averaging Control APC setup, monitor input Laser Current Monitor Enable Pulldown Current at CI Positive LVDS/ TTL switching input , Parameter Voltage at VDD Current in VDD Current in CI Current in NERR Current in MD Current in EP, EN, TTL , Current in IMON Voltage at RSI, VSY, SYN, EP, EN, TTL , REGE, AVG, CID, RGND, MD, CI , IMON, RVDD, LDA, NERR


    Original
    PDF QFN24 D-55294 LDA DIODE
    2011 - G003

    Abstract: G008 laser driver TTL circuits
    Text: / TTL RMD CI CI x280 + + EN - PMD CIS 1 & LDA VDD IMON VDD , 21 22 23 24 VDD GND MD IMON NCID EP EN TTL VSY SYN RGND RVDD LDA CI CIS VDDL , Monitor Disable Pulldown Current at CI Positive LVDS/ TTL switching input Negative LVDS switching input , Clamp Voltage hi at RSI, TTL , I() = 0.1 mA, other pins open, VDD = 0 REGE, MD, CI , LDA, VDDA, VDDL , REF LVDS/ TTL x280 CI LDA VDD IMON VDD NCID ECI INPUT INTERFACE OUTPUT


    Original
    PDF QFN24 QFN24 D-55294 G003 G008 laser driver TTL circuits
    2010 - MD 202

    Abstract: laser diode driver laser diode Laser Diode 10 pin laser diode driver 200 mhz PULSED LASER DIODE DRIVER G003 G008 capacitor cf 502 HL6342G
    Text: / TTL RMD CI CI x280 + + EN - PMD CIS 1 & LDA VDD IMON VDD , 21 22 23 24 VDD GND MD IMON NCID EP EN TTL VSY SYN RGND RVDD LDA CI CIS VDDL , Monitor Disable Pulldown Current at CI Positive LVDS/ TTL switching input Negative LVDS switching input , mA G014 V()c Voltage at RSI, VSY, SYN, EP, EN, TTL , REGE, AVG, NCID, RGND, MD, CI , IMON, RVDD , hi at RSI, TTL , I() = 0.1 mA, other pins open, VDD = 0 REGE, MD, CI , LDA, VDDA, VDDL, NSLP, IMON


    Original
    PDF QFN24 QFN24 D-55294 MD 202 laser diode driver laser diode Laser Diode 10 pin laser diode driver 200 mhz PULSED LASER DIODE DRIVER G003 G008 capacitor cf 502 HL6342G
    2010 - Not Available

    Abstract: No abstract text available
    Text: 1 & VSY REF SYN EP 100 nF. N LDK + CI - LVDS/ TTL ECI + EN CI x240 - CIS .10 nF. AGND VDD TTL MD CID ECI OUTPUT DRIVER INPUT , AVG MD IMON CID EP EN TTL VSY SYN RGND RVDD LDK AGND CIS CI LDA Power Supply Enable , 20 mA G013 V()c Voltage at RSI, VSY, SYN, EP, EN, TTL , REGE, AVG, CID, RGND, MD, CI , IMON , , EN, TTL , VSY, SYN, RGND, RVDD, LDK, AGND, CI , LDA, RSI, REGE, NSLP, NERR I() = 1 mA, other pins


    Original
    PDF QFN24 QFN24
    2010 - EP-603 power supply

    Abstract: EP-603 power supply circuit diagram
    Text: LVDS/ TTL RMD CI CI x280 + + EN - PMD CIS 1 & LDA VDD IMON , 19 20 21 22 23 24 VDD GND MD IMON NCID EP EN TTL VSY SYN RGND RVDD LDA CI CIS , Current Monitor Disable Pulldown Current at CI Positive LVDS/ TTL switching input Negative LVDS , at RSI, VSY, SYN, EP, EN, TTL , REGE, AVG, NCID, RGND, MD, CI , IMON, RVDD, LDA, NERR, NSLP -0.7 , Clamp Voltage hi at RSI, TTL , I() = 0.1 mA, other pins open, VDD = 0 REGE, MD, CI , LDA, VDDA, VDDL


    Original
    PDF QFN24 QFN24 EP-603 power supply EP-603 power supply circuit diagram
    Not Available

    Abstract: No abstract text available
    Text: CLK signal level is TTL or CMOS (maximum clock rise or fall time < 1(t s ) unless otherwise specified , 0.02 dB dB • C M CI S O I 0.09 0.14 -0.05 -0.10 • -0.18 -0.22 , Circuit) Vs = +7.5V, Rl = 1k, Ta = 25°C, le u signal level is TTL or CMOS (maximum clock rise or fall , ) 70.52 72.04 74.32 77.59 82.04 88.56 97.80 110.33 124.91 -50.09 -75.75 -101.96 -129.25 , ) Any TTL or CMOS clock source with a square-wave output and 50% duty cycle (±10%) is an adequate


    OCR Scan
    PDF LTC1066-1 80kHz 120kHz 500MQ LTC1066-1 -68dB f-308 200kHz 510pF
    2011 - G003

    Abstract: G008 QFN28
    Text: switching of the laser current 6 x 1 channels with TTL inputs 3 x 2 channels with LVDS inputs Operates as , switches are controlled independently via TTL inputs. Input ELVDS = hi selects LVDS type inputs and three channel mode. TTL slow switch mode is selected with 30% VDD and LVDS slow switch mode with 70% VDD at , cathode channel 4 TTL switching input channel 6 Negative LVDS Input channel 5 and 6 TTL switching input channel 5 Positive LVDS Input channel 5 and 6 TTL switching input channel 4 Negative LVDS Input channel


    Original
    PDF QFN28 QFN28 D-55294 G003 G008
    2010 - QFN28

    Abstract: G003 G008 laser diode schematic
    Text: switching of the laser current 6 x 1 channels with TTL inputs 3 x 2 channels with LVDS inputs Operates as , switches are controlled independently via TTL inputs. Input ELVDS = hi selects LVDS type inputs and three channel mode. TTL slow switch mode is selected with 30% VDD and LVDS slow switch mode with 70% VDD at , cathode channel 4 TTL switching input channel 6 Negative LVDS Input channel 5 and 6 TTL switching input channel 5 Positive LVDS Input channel 5 and 6 TTL switching input channel 4 Negative LVDS Input channel


    Original
    PDF QFN28 QFN28 D-55294 G003 G008 laser diode schematic
    ...
    Supplyframe Tracking Pixel