The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LT1528CQ Linear Technology LT1528 - 3A Low Dropout Regulator for Microprocessor Applications; Package: DD PAK; Pins: 5; Temperature Range: 0°C to 70°C
LT1528CQ#TR Linear Technology LT1528 - 3A Low Dropout Regulator for Microprocessor Applications; Package: DD PAK; Pins: 5; Temperature Range: 0°C to 70°C
LT1528CQ#PBF Linear Technology LT1528 - 3A Low Dropout Regulator for Microprocessor Applications; Package: DD PAK; Pins: 5; Temperature Range: 0°C to 70°C
LT1528CT Linear Technology LT1528 - 3A Low Dropout Regulator for Microprocessor Applications; Package: TO-220; Pins: 5; Temperature Range: 0°C to 70°C
LT1528CQ#TRPBF Linear Technology LT1528 - 3A Low Dropout Regulator for Microprocessor Applications; Package: DD PAK; Pins: 5; Temperature Range: 0°C to 70°C
LT1528CT#PBF Linear Technology LT1528 - 3A Low Dropout Regulator for Microprocessor Applications; Package: TO-220; Pins: 5; Temperature Range: 0°C to 70°C

application of IC 74138 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
full adder using ic 74138

Abstract: full adder using Multiplexer IC 74151 decoder IC 74138 TTL 74194 74151 multiplexer pin configuration of IC 74138 Application of Multiplexer IC 74151 IC 74138 74138 IC decoder Multiplexer IC 74151
Text: is shown in the final figure of this data sheet. The functions included are; 7485 74279 74151 74138 , capable of implementing up to 2100 equivalent gates of custom and conventional logic. · Pre-programmed to contain 14 MSI TTL functions for user evaluation. · May be erased for other uses upon completion of , variety of logic functions for the purpose of evaluating the high density line of erasable pro grammable logic devices available from Altera. The evaluation design contained in this application brief can be


OCR Scan
PDF EP1800JC-EV1 EPt800 68-pin EP1800JC-EV1 0UT20 0UT21 OUT22 0UT23 full adder using ic 74138 full adder using Multiplexer IC 74151 decoder IC 74138 TTL 74194 74151 multiplexer pin configuration of IC 74138 Application of Multiplexer IC 74151 IC 74138 74138 IC decoder Multiplexer IC 74151
2001 - 74138

Abstract: 74138 decoder 7474 application 74138 application chip 74138 decoder 74138 7474 0xFF02 74138 datasheet 7432
Text: , Taiwan, R.O.C. Tel: 886-2-25093300 Fax: 886-2-25092200 Application Notes: Sequential ROM application in Generic uC without memory control I/F. I. Sequential ROM is driven with /CS of uC, and , Y0 G2A Y1 G2B Y2 74138 A B C D RESET 7474 Q PESET ALEH ALEH Sequential ROM , /CS of Sequential ROM(/SROMCS) is allocated from address 0x10000 to 0x1000F Read_Sequential_ROM( int , of SROM write data=0xXNNN to address=0x10002; // Input the HIGH address at ALEH falling edge, `X'


Original
PDF 16Bit 32Biess 0xFF00; 0xFF00 0xFF02 0xFF04 74138 74138 decoder 7474 application 74138 application chip 74138 decoder 74138 7474 0xFF02 74138 datasheet 7432
74138 decoder

Abstract: pin diagram of ic 74138 IC 3-8 decoder 74138 pin diagram application of IC 74138 ic 74138 pin diagram
Text: is ideal for VME application because of the low profile design. The AEPSD1M32 SRAM module can use , operation (TYP. for SONY L version IC ). These items can vary according to the type and manufacturer of the , /60 ns » Low Profile Design, Perfect for VME Application > > Common Data Input and Output , socket. Physically it consists of an FR4 PC material substrate mounted with thirty-two 128K x 8 SRAM in SOJ (small outline J-Lead) package, three 74FCT244A buffers, one 74-138 decoder and forty-two 0.1


OCR Scan
PDF AEPSD1M32 AEPSD1M32 74138 decoder pin diagram of ic 74138 IC 3-8 decoder 74138 pin diagram application of IC 74138 ic 74138 pin diagram
as2531

Abstract: ic 74138 AN3010 IC 7490 pin configuration pin configuration of IC 74138 AS253X ic 7490 data sheet 7490 national 74138 ic datasheet AS2532
Text: Telephone IC with Dual Soft Clipping · General SCT Application note: AN2201: SCT Demo board · , 74138 ) was implemented to save pin count of the µC. 3 output ports were used for row/column selection , Application Note AN3010 R1 is always connected by a 5kOhms resistor to prevent collision of two outputs , Application Note AN3010 ® Austria Mikro Systeme International AG Application Note AN3010: AS253x Single Chip Telephone Interface for keyboard entry via µC 1. Scope This application note


Original
PDF AN3010 AN3010: AS253x AS253x 80Cxx AS2531. /An3010 as2531 ic 74138 AN3010 IC 7490 pin configuration pin configuration of IC 74138 ic 7490 data sheet 7490 national 74138 ic datasheet AS2532
1995 - ic 74138 pin diagram

Abstract: decoder IC 74138 ic 74138 74138 IC decoder truth table for ic 74138 74138 ic diagram pin diagram of ic 74138 DL1414 74138 logic circuit IC 74138 decoder
Text: advised that normal precautions be taken to avoid application of any voltage higher than maximum rated , circuit chip. The LED die is a magnified to a height of 2.84mm (1414) by built-in lenses. The IC chip , . Inputs are TTL compatible. Each digit consists of 16 bar-segments plus a decimal point segment for , end-stackable enabling a display system to be built using any number of units, since each character in any , is replaced by another. The 1414 has a character height of 2.84mm and is ideal for hand held and


Original
PDF
74138 decoder

Abstract: 74138 74138 3 to 8 decoder 40af interfacing 8051 4066 74138 logic circuit AN3010 75F003 AS253X c 4072
Text: 74138 ) was implemented to save pin count of the µC. 3 output ports were used for row/column selection , sames SAN3010 APPLICATION NOTE SINGLE CHIP TELEPHONE INTERFACE FOR KEYBOARD ENTRY VIA uC 1 Scope This application note describes a simple interface for keyboard entry to the SA253x family , on the 80Cxx - family of Microcontrollers. 2 Key Features · · · · · only 5 outputs and 1 , replaced Table of Contents 1 SCOPE


Original
PDF SAN3010 SA253x 80Cxx SA2531/2 74138 decoder 74138 74138 3 to 8 decoder 40af interfacing 8051 4066 74138 logic circuit AN3010 75F003 AS253X c 4072
maa 29

Abstract: 10001H DS5250 AN4399 APP4399 7498 4 bit
Text: This application note explains the configuration of the MAA for exponentiation, discusses the trade , notified when new application notes are published in your areas of interest? Sign up for EE-MailTM , APPLICATION NOTE 4399 Modulo Exponentiation Timing with the DS5250 Microcontroller By: Conrad Schlundt , used in many cryptographic algorithms. Anyone implementing one of these algorithms must know approximately how long the operation will take. This application note describes how modulo exponentiation is


Original
PDF DS5250, DS5250 DS5250 com/an4399 DS5250: AN4399, APP4399, Appnote4399, maa 29 10001H AN4399 APP4399 7498 4 bit
ic 74138 pin diagram

Abstract: 74138 PIN DIAGRAM 74139 pin diagram ic 74139 74138 OCTAL decoder ic 74139 decoder pin diagram ic 74138 gl520 74139 decoder 74139 ic
Text: Chip Select Decoding, Replaces 3-7 ICs • Superset of the Industry Standard 74138 /74139 â , typical application , this circuit can replace a 24-pin Programmable Logic Device (PLD) and two octal , provides a permanent fuse with stable storage characteristics over the full temperature ranges of 0°C to , WAIT STATE CONTROL CAUTION: These devices are sensitive to electrostatic discharge. Proper I.C . handling procedures should be followed CT5 CO CO O CM 00 X HPL, PCSD are trademarks of Harris


OCR Scan
PDF HPL-82C339 HPL-82C339-5. HPL-82C339-9. HPL-82C339-8. 1250C ic 74138 pin diagram 74138 PIN DIAGRAM 74139 pin diagram ic 74139 74138 OCTAL decoder ic 74139 decoder pin diagram ic 74138 gl520 74139 decoder 74139 ic
ic 74138 pin diagram

Abstract: IC 74138 74138 ic diagram ic 74139 ic 74139 decoder pin diagram 74138 OCTAL decoder decoder IC 74138 of ic 74138 74138 IC decoder IC 74139 pin diagram
Text: ) Pinouts TO P VIEW A B Features Memory or I/O Chip Select Decoding, Replaces 3-7 ICs Superset of the Industry Standard 74138 /74139 Microprocessor Bus Oriented Interlace Address "Match" Output Facilitates Bus , consum ption. In a typical application , this c irc u it can replace a 24-pin Program m able Logic Device , ranges of 0°C to +75°C, -4 0°C to +85°C, and -5 5°C to + 125°C. Transparent latches are utilized on all , VCC PIN 12 GNO C A U T IO N : T h e s e d e v ic e s a re s e n s itiv e to e le c tro s ta tic d is


OCR Scan
PDF HPL-82C339-5. PL-82C339-9. HPL-82C339-8. 1250C HPL-82C339 ic 74138 pin diagram IC 74138 74138 ic diagram ic 74139 ic 74139 decoder pin diagram 74138 OCTAL decoder decoder IC 74138 of ic 74138 74138 IC decoder IC 74139 pin diagram
2005 - LA9703W

Abstract: ic 74138 pin diagram IC 74139 pin diagram LA9703
Text: Ordering number : EN7413 Monolithic Linear IC LA9703W Overview Front End Processor for DVD Player The LA9703W is an RF signal-processing and servo error signal generation IC for DVD and CD playback. A DVD player can be implemented by combining this IC with a DVD DSP product that includes a digital servo DSP. Functions · Generation of RF signal (with built-in RFAGC circuit). · Generation of RF - peak detection. · Generation of RF - bottom detection (time constant changeover). · RF


Original
PDF EN7413 LA9703W LA9703W ic 74138 pin diagram IC 74139 pin diagram LA9703
2006 - ic 74138 pin diagram

Abstract: IC 7413 datasheet pp amplifier IC 7413 ic 74138 LA9703W sanyo Laser pickup 74138 structural ic 74137 IC 74134
Text: Ordering number : EN7413 Monolithic Linear IC LA9703W Front End Processor for DVD Player Overview The LA9703W is an RF signal-processing and servo error signal generation IC for DVD and CD playback. A DVD player can be implemented by combining this IC with a DVD DSP product that includes a digital servo DSP. Functions · Generation of RF signal (with built-in RFAGC circuit). · Generation of RF - peak detection. · Generation of RF - bottom detection (time constant changeover). · RF


Original
PDF EN7413 LA9703W LA9703W ic 74138 pin diagram IC 7413 datasheet pp amplifier IC 7413 ic 74138 sanyo Laser pickup 74138 structural ic 74137 IC 74134
IC 74138

Abstract: MSI IC 74138 decoder decoder IC 74138 of ic 74138 IC 74138 decoder L82C ls 74138
Text: Features · Memory or I/O Chip Select Decoding, Replaces 2-3 ICs · Similar to Industry Standard 74138 · , . In a typical application , this c irc u it can replace tw o to three 74HCXX SSI/MSI ICs. The , system re lia bility and an attendant decrease In system cost. A speed im provem ent of a factor o f , and I/O decoder applications where fo u r or fewer devices require selection w ithin a section of , e s e d e v ic e s a re s e n s itiv e to e le c t r o s t a t ic d is c h a r g e P ro p e r \ C


OCR Scan
PDF -Q2C13Q 16-Pin HPL-82C13this IC 74138 MSI IC 74138 decoder decoder IC 74138 of ic 74138 IC 74138 decoder L82C ls 74138
1993 - decoder IC 74154

Abstract: decoder IC 74138 74154 decoder 74138 IC decoder truth table for ic 74138 IC 74138 decoder decoder IC 74154 pin diagram pin diagram of iC 74154 ttl 74138 74138 ic diagram
Text: to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit , are TTL compatible. Each digit consists of 16 l Rugged solid plastic encapsulated packages , endstackable enabling a display system to be built using l Built in character generator any number of units , character height of 2.84mm and is ideal l End stackable packages for hand held and portable instrumentation , levels of static charge in storage, handling or use, otherwise device failure is likely to occur. Please


Original
PDF F16055 RS1414 280ns 300ns decoder IC 74154 decoder IC 74138 74154 decoder 74138 IC decoder truth table for ic 74138 IC 74138 decoder decoder IC 74154 pin diagram pin diagram of iC 74154 ttl 74138 74138 ic diagram
Not Available

Abstract: No abstract text available
Text: functionally complete unit, consisting of four individually isolated input channels multiplexed into a single , signal conditioning. An input span range of ± 5 mV to ± 100 mV and common mode rejection ratio of 156 , , where low level signals require amplification in the presence of high common mode volt­ ages. The SCM-100B features a max­ imum gain temperature coefficient of ± 25 ppm/°C and an input offset temperature drift of only ± 1 microvolt/0C maximum. The SCM-101 is optimized for ± 5 0 mV to ± 5 V or 4


OCR Scan
PDF SCM-101 SCM-100, SCM-100 SCM-101 SCM-100/101 SCM-100A SCM-100B 02048-1194/TEL
ic 74138 -3 to 8 decoder

Abstract: MSI IC 74138 decoder ic 74138 pin diagram 74HCxx 74HCXX IC
Text: · M em o ry or I/O C h ip S elect D ecod ing , R eplaces 3-6 ICs · Superset of the In dustry S tandard 74138 · M icroprocessor Bus O rie n te d In terla c e · H arris A dvanced Scaled S A JI IV C M O S , power consum ption. In a typical application , this c irc u it can replace six 74HCXX SSI/MSI ICs. The , system re lia bility and an attendant decrease In system cost. A speed im provem ent of a factor of fo u r over an equivalent im plem entation w ith 74HCXX lo g ic is also realized. The faster decode


OCR Scan
PDF HPL-Q2C33Q ic 74138 -3 to 8 decoder MSI IC 74138 decoder ic 74138 pin diagram 74HCxx 74HCXX IC
CI 74138

Abstract: 74HCXX 74HCxx logic table decoder 74138 74138 logic gates T3D 62 HPL-82C138-5 HPL-82C138-8 HPL-82C138-9 74138 logic circuit
Text: Chip Select Decoding, Replaces 2-3 ICs • Similar to Industry Standard 74138 • Architecture , process, this circuit provides bipolar speed with CMOS power consumption. In a typical application , this , in system cost. A speed improvement of a factor of three to four over an equivalent implementation , devices require selection within a section of address space. The five "GX" inputs are field programmable , provides a permanent fuse with stable storage characteristics over the full temperature ranges of 0° to


OCR Scan
PDF -82C13Q 16-Pin HPL-82C138 CI 74138 74HCXX 74HCxx logic table decoder 74138 74138 logic gates T3D 62 HPL-82C138-5 HPL-82C138-8 HPL-82C138-9 74138 logic circuit
3-8 decoder 74138 pin diagram

Abstract: 3-8 decoder 74138 CI 74138 PID 20 74138 decoder 74138 PIN DIAGRAM 74HCxx logic table 74138 3 to 8 decoder pid-20 74HCXX
Text: Chip Select Decoding, Replaces 3-6 ICs • Superset of the Industry Standard 74138 • Microprocessor , ALE 77 7B In a typical application , this circuit can replace six 74HCXX SSI/MSI ICs. The associated , reliability and an attendant decrease in system cost. A speed improvement of a factor of four over an , permanent fuse with stable storage characteristics over the full temperature ranges of 0°C to +75°C , HPL, PCSD are trademarks of Harris Corporation 7—24 This Material Copyrighted By Its Respective


OCR Scan
PDF HPL-Q2C33Q HPL-82C338-5. HPL-82C338-9. HPL-82C338-8. HPL-82C338 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74138 PID 20 74138 decoder 74138 PIN DIAGRAM 74HCxx logic table 74138 3 to 8 decoder pid-20 74HCXX
1994 - OP35

Abstract: OP44 OP45 AB-097 DDC101 D4C8 IN5820
Text: APPLICATION BULLETIN ® Mailing Address: PO Box 11400 · Tucson, AZ 85734 · Street Address , is a modular design. With the use of the common DDC101 Evaluation Fixture PC Interface Board , or up to 32 DDC101s in any package type. Design of the DUT boards and their use are detailed in the , , offset). LPT2, printer port 2's address, is located at hexidecimal address 40H, 0AH. This application , full operational control of the DDC101. The PC Interface Board provides control signals for the


Original
PDF DDC101 DDC101s DDC101 REF1004-2 OP35 OP44 OP45 AB-097 D4C8 IN5820
1998 - AB-125

Abstract: DDC112 C16BUDRD bd p69
Text: ® CUSTOMIZING THE DDC112 EVALUATION FIXTURE By Jim Todsen This application note supplements , operation of the PC Interface Board (PCIB). It is intended to provide the user with information needed to , details of the PCIB and assumes a familiarity with the basic operation of the Evaluation Fixture. For , . board before loading the registers. This insures correct alignment of the side A/B bit on the PCIB. This , either the address or the data on the bus. Lines 2 through 9 of the parallel port corresponds to U0 -


Original
PDF DDC112 DEM-DDC112U) C16BUDRD 20-BIT AB-125 bd p69
2000 - AB-125

Abstract: DDC112 sbaa021 C16B C16BUDRD
Text: ® CUSTOMIZING THE DDC112 EVALUATION FIXTURE By Jim Todsen This application note supplements , operation of the PC Interface Board (PCIB). It is intended to provide the user with information needed to , details of the PCIB and assumes a familiarity with the basic operation of the Evaluation Fixture. For , . board before loading the registers. This insures correct alignment of the side A/B bit on the PCIB. This , either the address or the data on the bus. Lines 2 through 9 of the parallel port corresponds to U0 -


Original
PDF DDC112 DEM-DDC112U) AB-125 sbaa021 C16B C16BUDRD
74138 decoder

Abstract: A3029
Text: ) LSI LOGIC Application Examples (Continued) A s shown on the preceding page, the data out puts of , precision of a 1-D or 2-D filte r is expandable using more L64230 processors w ith minimal external logic , clip the output to a single bit. Data throug hpu t of 20 MHz (WCCOM) makes the processor suitable fo r , Compatible w ith the L64200 fam ily of products 1024-tap sections, each operating on 1-bit data and 1 1/2 , sizes of over64K taps 16-bit output precision Double buffering of coefficients High speed operation


OCR Scan
PDF L64230 1024-tap L64210/L64211 155-Pin 74138 decoder A3029
rtd 2612

Abstract: thermistor PTC 1812 betatherm 145 thermistor conversion table Temperature Measurement using a Thermistor Betatherm AD7711 thermistor 102 NTC 50-11 thermistor sensor 271 Ceramic Disc Capacitors
Text: . Temperature Measurement Application Using Voltage Excitation of the Thermistor and Linearizing the Output in , of 0V to 2.5V. If the application requires the full dynamic range of the ADC to be used, then the , maximum error is determined by the temperature range of the application . In this application the , NTC thermistor acts like a resistor with temperature coefficients of typically -3 to -5 %/°C. Thermistors offer the benefits of high stability, precision, size and compatibility at a competitive price in


Original
PDF AD7711 rtd 2612 thermistor PTC 1812 betatherm 145 thermistor conversion table Temperature Measurement using a Thermistor Betatherm thermistor 102 NTC 50-11 thermistor sensor 271 Ceramic Disc Capacitors
intel 8289

Abstract: pin diagram priority decoder 74138 8289 bus arbiter 8288 bus controller definition pin out diagram of 74138 ic 8288 bus controller ic 74138 intel 8289 basic operating mode intel 8288 bus generator bus controller 8288
Text: multi-master system bus to any other bus artiter, regardless of its priority. CRQLCK I Common Request Lock: An , . Strapped high, the multi-master system bus is requested or surren-dered as a function of the SYSB/RESB , arbiter of higher priority (i.e., when a lower priority arbiter requests the use of the multi-master , the end of the present bus cycle. Strapping CBRQ low and ANYRQST high forces the 8289 arbiter to , surrenders the use of the multi-master system bus as a function of the status line, S5. The multi-master


OCR Scan
PDF 20-pin, AFN-00839C intel 8289 pin diagram priority decoder 74138 8289 bus arbiter 8288 bus controller definition pin out diagram of 74138 ic 8288 bus controller ic 74138 intel 8289 basic operating mode intel 8288 bus generator bus controller 8288
74138 decoder

Abstract: 74139 decoder 74139 pin diagram SCM-101 decoder 74139 datel scm-101 SCM100B AS-002 AO SCM-100A TTL 74139
Text: analog input signals respectively. Each module is a functionally complete unit, consisting of four , ±1000 volts peak. The SCM-100 is optimized for low level signal conditioning. An input span range of ±5mV to ± 100 mV and common mode rejection ratio of 156 dB minimum make this module an ideal choice for , of high common mode voltages. The SCM-100B features a maximum gain temperature coefficient of ± 25 ppm/°C and an input offset temperature drift of only ± 1 microvolt/0C maximum. The SCM-101 is


OCR Scan
PDF Sb51Sti SCM-100, SCM-101 SCM-100 SCM-100/101 SCM-100A SCM-100B SCM-101 74138 decoder 74139 decoder 74139 pin diagram decoder 74139 datel scm-101 SCM100B AS-002 AO TTL 74139
1994 - RAMDE

Abstract: IN5820 OP44 74als541 C16BARD dxo 1100 fdrd DDC101 AB-097 m31 crt
Text: APPLICATION BULLETIN ® Mailing Address: PO Box 11400 · Tucson, AZ 85734 · Street Address , is a modular design. With the use of the common DDC101 Evaluation Fixture PC Interface Board , or up to 32 DDC101s in any package type. Design of the DUT boards and their use are detailed in the , , offset). LPT2, printer port 2's address, is located at hexidecimal address 40H, 0AH. This application , full operational control of the DDC101. The PC Interface Board provides control signals for the


Original
PDF DDC101 DDC101s DDC101 RAMDE IN5820 OP44 74als541 C16BARD dxo 1100 fdrd AB-097 m31 crt
Supplyframe Tracking Pixel