The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
MULTI-CAL-MSTR-EVM Texas Instruments Multi-Cal-Master Evalution Module
CANBUS-DEMO Texas Instruments Industrial Control via the CAN Bus Demonstration Platform
PWI-EP-MASTER-0 Texas Instruments PWI Eval Kit
TPS650944A0RSKR Texas Instruments Programmable mid input voltage range Power Management IC (PMIC) for Apollo Lake processors 64-VQFN -40 to 85
TPS650940A0RSKR Texas Instruments Programmable mid input voltage range Power Management IC (PMIC) for Apollo Lake processors 64-VQFN -40 to 85
TPS650941A0RSKR Texas Instruments Programmable mid input voltage range Power Management IC (PMIC) for Apollo Lake processors 64-VQFN -40 to 85

VIA Apollo Master Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
APOLLO vt82c580 vpx

Abstract: VT82C585VPX SFF-8038 VT82C587VP MVP3 SFF-8038i APOLLO 2 VT82C596 VT82C586B VT82C598AT
Text: 208 PQFP DRAM ISA/IDE BIOS/ROM PC98 Compliance The VIA Apollo MVP3 for desktops, features , L2 cache. The Apollo MVP3 also supports Ultra DMA/33 protocol. Compatibility VIA is working to , 4 Apollo MVP3 VT82C598AT & VT82C596 MOBILE OVERVIEW VIA 's solution to the growing need , CPUSTP# PCISTP# ISA IDE BIOS/ROM PC98 Compliance The VIA Apollo MVP3, mobile version, features , infrastructure. The VIA Apollo MVP3, mobile version, supports the Intel Pentium and Pentium processor with MMX


Original
PDF 6x86MX 100MHz 75MHz 512MB 512KB 256MB APOLLO vt82c580 vpx VT82C585VPX SFF-8038 VT82C587VP MVP3 SFF-8038i APOLLO 2 VT82C596 VT82C586B VT82C598AT
2000 - CL450

Abstract: mda to vga converter VIA Apollo mvp4 VT8601 VT82C596A C-CUBE CL450 SIMPLE VGA GRAPHIC CONTROLLER dfp to vga block diagram of Video graphic array "64-bit graphics engine"
Text: &RQQHFW &R 7HFKQRORJLHV ,QF VIA VT8601 APOLLO PROMEDIA 66 / 100 / 133 MHz Single-Chip Slot , accelerator. The core logic portion of the chip is based on the VIA Apollo Pro133 with integrated graphics , 7DLZDQ %%6 +RPH 3DJH VT8601 Apollo ProMedia :H &RQQHFW &R 7HFKQRORJLHV ,QF , Revision Initials Initial internal release based on Apollo MVP4 data sheet revision 0.92 DH Added preliminary pin diagram based on engineering ballout rev 0.3 11/10/98 Added Slot-1 pinouts from Apollo Pro


Original
PDF
2000 - dfp to vga

Abstract: VIA vt8501 VT8501 sil140 VT82C501 via VT82C686 VIA Apollo Design Guide mda to vga converter DFP 20 PIN to VGA diagram via 686A
Text: Apollo MVP4 7HFKQRORJLHV ,QF VIA VT8501 APOLLO MVP4 66 / 100 MHz Single-Chip Socket-7 / Super , chip is based on the popular 100MHz VIA Apollo MVP3 chipset with enhanced features and graphics , external TTLs. The Apollo MVP4 controller coupled with VIA 's highly integrated south bridge, the VT82C686A , ://www.viatech.com 86$ ftp.via.com.tw 7DLZDQ %%6 +RPH 3DJH 'HOLYHULQJ 9DOXH VT8501 Apollo MVP4 , 0.92 1.0 1.1 1.2 1.3 Date Revision Initials Initial internal release based on Apollo


Original
PDF SROOR093 dfp to vga VIA vt8501 VT8501 sil140 VT82C501 via VT82C686 VIA Apollo Design Guide mda to vga converter DFP 20 PIN to VGA diagram via 686A
1999 - APOLLO 2

Abstract: VIA Apollo Master Alsthom I80134 I90188 AC97 ATM circuit diagram ADSL Modem circuit diagram AC97-link power interface unit for telecom
Text: Apollo 2 Chipset Product Data Sheet Version 1.1 (January 1999) Apollo 2 Chipset Full Rate , 5.0) Low power consumption Integrated 32-bit 33 MHz master /slave interface PCI 2.1 power , for Windows 98/2000 (NT 5.0) Supports third party host-based V.90 solution support via standard AC , , Inc. The Apollo 2 is a controllerless, full rate ADSL modem solution consisting of an integrated , (I90188) and Microsoft NDIS 5.0 miniport driver. The Apollo 2 ADSL Chipset solution is designed for


Original
PDF 32-bit 160-pin I90135 144-pin I80134 64-pin I90188 APOLLO 2 VIA Apollo Master Alsthom AC97 ATM circuit diagram ADSL Modem circuit diagram AC97-link power interface unit for telecom
VT82C693

Abstract: VT82C596A apollo proplus snoop ahead timing diagram cpu and bios VIA Apollo Master slot1 370CPU
Text: 7HFKQRORJLHV ,QF VIA VT82C693 APOLLO PRO-PLUS 66 / 100 MHz Single-Chip Slot-1/Socket 370 North Bridge , Combine with VIA VT82C596A south bridge chip for state-of-the-art system power management · High , and 32-bit AGP interfaces - Apollo Pro-Plus Chipset: VT82C693 system controller and VT82C596A PCI , replacement scheme Independent GART lookup control for host / AGP / PCI master accesses - Windows 95 OSR , Supports up to five PCI masters - Peer concurrency - Concurrent multiple PCI master transactions; i.e


Original
PDF VT82C596A VT82C693 apollo proplus snoop ahead timing diagram cpu and bios VIA Apollo Master slot1 370CPU
2001 - VT8601T

Abstract: PLE133T VT8601 vt82c694 vt82c693a VT8601A VT82C686A VT82C691 VT82C686B motherboard VT82C598MVP
Text: VIA Apollo Pro133A with integrated graphics accelerator provided by an industry leading Graphics , Apollo PLE133T Chipset VT8601T Single-Chip PCI North Bridge with 133 / 100 / 66 MHz Front Side Bus for VIA C3 and Intel Celeron, Pentium III, and Pentium III-M (Tualatin) CPUs, Integrated AGP 2D , PC Systems Revision 1.04 August 26, 2002 VIA TECHNOLOGIES, INC. Copyright Notice: Copyright © 2001, 2002 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED. No part


Original
PDF PLE133T VT8601T PC133 PC100 552-Pin 35x35x2 MO-151 VT8601T PLE133T VT8601 vt82c694 vt82c693a VT8601A VT82C686A VT82C691 VT82C686B motherboard VT82C598MVP
1998 - VT8601A

Abstract: VT82C693 VT82C691 VIA PLE133 VT8601 North Bridge VT82C686A VT82C694A VIA VT82C694X Apollo Pro133A CE VT82C686B VT82C694X VT82C694 csc 2314 SR96
Text: VIA Technologies Delivering Value Apollo PLE133 Chipset VT8601A North Bridge , Apollo PLE133 Delivering Value VIA VT8601A Apollo PLE133 133 / 100 / 66 MHz Single-Chip Socket , integrated 2D/3D Graphics accelerator. The core logic portion of the chip is based on the VIA Apollo Pro133 , Systems Revision 1.82 October 22, 2001 VIA TECHNOLOGIES, INC. Copyright Notice: Copyright © 1998, 1999, 2000, 2001 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED. No


Original
PDF PLE133 VT8601A Socket-370 PC133 PC100 510-Pin 35x35x2 VT82C693 VT82C691 VIA PLE133 VT8601 North Bridge VT82C686A VT82C694A VIA VT82C694X Apollo Pro133A CE VT82C686B VT82C694X VT82C694 csc 2314 SR96
1998 - SRF 2337

Abstract: mda to vga converter marking CODE W04 how to convert dfp to dvi PLE133 csc 2314 VT82C686B VT82C693 VT82C694 128X64 graphical LCD screen
Text: Data Sheet Apollo PLE133 North Bridge Revision 1.86 April 22, 2005 VIA TECHNOLOGIES, INC. Copyright Notice: Copyright ©1998-2005 VIA Technologies Incorporated. All Rights Reserved. No part of this , , Apollo PM601, and Apollo PLE133 may only be used to identify products of VIA Technologies. VIA C3TM is , the chip is based on the VIA Apollo Pro133 with integrated graphics accelerator provided by an , otherwise without the prior written permission of VIA Technologies Incorporated. The material in this


Original
PDF PLE133 510-Pin 35x35x2 MO-151 SRF 2337 mda to vga converter marking CODE W04 how to convert dfp to dvi PLE133 csc 2314 VT82C686B VT82C693 VT82C694 128X64 graphical LCD screen
PLL103-02

Abstract: PLL202-04
Text: PLL202-04 Programmable Clock Generator for VIA Apollo Pro-266 FEATURES · · · · · · , Clock Generator for VIA Apollo Pro-266 PIN DESCRIPTIONS Name Number Type Description VDD1 , 2 PLL202-04 Programmable Clock Generator for VIA Apollo Pro-266 POWER MANAGEMENT CPU_STOP , Generator for VIA Apollo Pro-266 FREQUENCY (MHz) SELECTION TABLE BY GROUP TIMING Divider Ratio (CPU:AGP , -04 Programmable Clock Generator for VIA Apollo Pro-266 I2C BUS CONFIGURATION SETTING Address Assignment Slave


Original
PDF PLL202-04 Pro-266 48MHz Two14 318MHz PLL103-02 PLL202-04
ProSavage

Abstract: S3 ProSavage PM133 VT8605 VT82C694X PM133 SAVAGE4 S3 SAVAGE4 S3 Graphics S3 SAVAGE4 BGA vt8231
Text: for Value PC Desktops ­ ­ ­ ­ ­ High performance SMA North Bridge: Integrated VIA Apollo Pro133A and S3 Savage4 in a single chip The "P6-bus Desktop PC" member of VIA 's Apollo ProSavage , 3DJH http://www.s3.com 'HOLYHULQJ 9DOXH VT8605 Apollo ProSavage PM133 North Bridge 7HFKQRORJLHV ,QF VT8605 APOLLO PROSAVAGE PM133 66 / 100 /133 MHz Single-Chip Slot-1 / Socket-370 North , Expansion Interface supporting AGP 4x, 2x, or 1x external AGP graphics card upgrade Combines with VIA


Original
PDF 3UR6DYDJH30 552-Pin 35x35x2 MO-151 ProSavage S3 ProSavage PM133 VT8605 VT82C694X PM133 SAVAGE4 S3 SAVAGE4 S3 Graphics S3 SAVAGE4 BGA vt8231
VT82C694X

Abstract: Dual Socket 370 VIA VT82C694X PRO133A Dual Socket 370 VIA VT82C694X clock generator gart AGP Host to PCI Bridge VCM driver mobile snoop ahead VT82C596B slot1
Text: 7HFKQRORJLHV ,QF VIA VT82C694X APOLLO PRO133A 66 / 100 /133 MHz Single-Chip Slot-1 / Socket-370 North , control for mobile system applications - Combine with VIA VT82C596B south bridge chip for , -370 CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP interfaces - Apollo Pro133A Chipset , scheme Independent GART lookup control for host / AGP / PCI master accesses - Windows 95 OSR-2 VXD , up to five PCI masters - Peer concurrency - Concurrent multiple PCI master transactions; i.e


Original
PDF 97support, Pro133A VT82C596B VT82C694X Dual Socket 370 VIA VT82C694X Dual Socket 370 VIA VT82C694X clock generator gart AGP Host to PCI Bridge VCM driver mobile snoop ahead slot1
rx69

Abstract: VT82C693A VT82C693 slot AGP pinout VT82C694 Rx68 VIA Apollo Master via vt82c693a snoop ahead Socket-370
Text: 7HFKQRORJLHV ,QF VIA VT82C693A APOLLO PRO133 66 / 100 / 133 MHz Single-Chip Slot-1 / Socket-370 North , .IV APOLLO PRO133 , 7HFKQRORJLHV ,QF LIST OF FIGURES FIGURE 1. FIGURE 2. FIGURE 3. FIGURE 4. FIGURE 5. FIGURE 6. APOLLO , applications - Combine with VIA VT82C596B south bridge chip for state-of-the-art system power management · , , 32-bit PCI and 32-bit AGP interfaces - Apollo Pro133 Chipset: VT82C693A system controller and


Original
PDF Pro133 VT82C596B rx69 VT82C693A VT82C693 slot AGP pinout VT82C694 Rx68 VIA Apollo Master via vt82c693a snoop ahead Socket-370
2005 - diagram of connectors of 4 USB and 1 RS232 and 1 Firewire 2 infrared

Abstract: diagram of connectors of 4 USB and 1 RS232 an 1 Firewire and 1 Infrared sony lcd tv circuit diagram free SONY crt colour tv circuit diagram IBM motherboard socket 478 rev 1.6 diagram of connectors of 4 USB and 2 RS232 and 1 Firewire 2 infrared 5 pin PCB Mounted 3.5mm Stereo jack IBM motherboard socket 478 rev 1.6 manual pin connection lvds cable lcd sony 2418TJ-PHD
Text: bus master cards via a riser card. · IDE ATA hard drive port (Ultra ATA100/66/33, PlO). · , are required. Connecting a floppy disk drive The APOLLO supports one slimline floppy drive via a , interfaced via a PCI based dual UART. The Windows and Linux drivers provided on the APOLLO CD allow for the , started with your APOLLO Connections to COM1 and COM2 are via standard DB9 connectors. COM3 and COM4 , APOLLO Intel Celeron M/Pentium M based EBX Single Board Computer Technical Manual


Original
PDF
PLL202-54

Abstract: PLL2025
Text: PLL202-54 Programmable Clock Generator for VIA Apollo Pro-266 with VID FEATURES · · · · · , -54 Programmable Clock Generator for VIA Apollo Pro-266 with VID POWER MANAGEMENT CPU_STOP PCI_SOTP CPU(0:1 , Clock Generator for VIA Apollo Pro-266 with VID I2C BUS CONFIGURATION SETTING Address Assignment , Generator for VIA Apollo Pro-266 with VID 5. BYTE 4: Linear Programming Register (1=Enable, 0=Disable) Bit , Clock Generator for VIA Apollo Pro-266 with VID APPLICATION DIAGRAM FOR VID OUTPUTS Internal


Original
PDF PLL202-54 Pro-266 48MHz 318MHz PLL202-54 PLL2025
PLL103-02

Abstract: PLL202-14
Text: PLL202-14 Programmable Clock Generator for VIA Apollo Pro-266 FEATURES · · · · · · · , Clock Generator for VIA Apollo Pro-266 POWER MANAGEMENT CPU_STOP PCI_SOTP CPU(0:1) PCI , FAX (510) 492-0991 Rev 3/23/01 Page 3 PLL202-14 Programmable Clock Generator for VIA Apollo , Clock Generator for VIA Apollo Pro-266 I2C BUS CONFIGURATION SETTING Address Assignment Slave , ) 492-0991 Rev 3/23/01 Page 8 PLL202-14 Programmable Clock Generator for VIA Apollo Pro


Original
PDF PLL202-14 Pro-266 48MHz 318MHz PLL103-02 PLL202-14
1999 - vga connector 15 pines

Abstract: VT82C596A chipset vt82c693 and vt82c686a processor celeron 400 Mhz SR96 vt82c693 SRDF algorithms SR90-8D rohs 128X64 graphical LCD screen SRF 2337 csc 2323
Text: &RQQHFW &R 7HFKQRORJLHV ,QF VIA VT8601 APOLLO PROMEDIA 66 / 100 / 133 MHz Single-Chip Slot , accelerator. The core logic portion of the chip is based on the VIA Apollo Pro133 with integrated graphics , 7DLZDQ %%6 +RPH 3DJH VT8601 Apollo ProMedia :H &RQQHFW &R 7HFKQRORJLHV ,QF , Revision Initials Initial internal release based on Apollo MVP4 data sheet revision 0.92 DH Added preliminary pin diagram based on engineering ballout rev 0.3 11/10/98 Added Slot-1 pinouts from Apollo Pro


Original
PDF 510-Pin 35x35x2 MO-151 vga connector 15 pines VT82C596A chipset vt82c693 and vt82c686a processor celeron 400 Mhz SR96 vt82c693 SRDF algorithms SR90-8D rohs 128X64 graphical LCD screen SRF 2337 csc 2323
rx3c

Abstract: SFF-8038i 82C586B VT82C598 bridge kbc 10 VT82C596A VT82C691 8038I usb rx3c 82C58
Text: Changed I/O register headers from "Offset" to "I/O Offset" Updated feature bullets: Apollo P6 => Apollo , , ENHANCED POWER MANAGEMENT, SMBUS, DISTRIBUTED DMA, SERIAL IRQ, PLUG AND PLAY, ULTRADMA-33 MASTER MODE , · Inter-operable with VIA and other Host-to-PCI Bridges - - - - Combine with VT82C597 for a complete 66MHz Socket-7 PCI / AGP / ISA system ( Apollo VP3) Combine with VT82C598 for a complete 66 / 75 / 83 / 100MHz Socket-7 PCI / AGP / ISA system ( Apollo MVP3) Combine with VT82C691 for a


Original
PDF QKDQFHG3RZHU0DQDJHPHQW60 543OXJDQG3OD\ RQWUROOHUDQG57& VT82C596 rx3c SFF-8038i 82C586B VT82C598 bridge kbc 10 VT82C596A VT82C691 8038I usb rx3c 82C58
1998 - trio64v

Abstract: s3 trio64v Creative es1371 ES1371 s3 trio64 IR220L PCC1100 I486 trio64 s3trio64
Text: serial connection is via a standard " null-modem"cable. A Windows® CE debug build uses this to send , ' primary IDE s header. 8) Install the CD ROM drive. Set it up as a " master " on the motherboard' secondary s IDE header. Important: The CD ROM drive must be installed as the " master " on the , copy of the IAbased platform directory (\ Apollo \Platform\An430tx, available from Microsoft®) and , Service Pack 3 for Windows® NT v4.0. 8) In order to be able to perform a build of the Apollo tree, set


Original
PDF 64/video 64bit trio64v+ IR220L trio64v s3 trio64v Creative es1371 ES1371 s3 trio64 PCC1100 I486 trio64 s3trio64
VT82C691

Abstract: HD04 VT82C596 vt82c motherboard 82c691 VIA Apollo Master VIA Apollo Design Guide via vt82c via apollo md4t
Text: 7HFKQRORJLHV ,QF VIA VT82C691 APOLLO PRO 66 / 100 MHz Single-Chip Socket-8 / Slot-1 North Bridge for , /98 0.6 2/17/98 1.0 7/16/98 Revision Initial internal release based on Apollo MVP3 Data Sheet Revision 0.5 Replaced CPU interface pin descriptions from Apollo P6 Data Sheet , ] Changed 586B to 596 in Apollo Pro Chipset Removed DDR, Virtual Channel, and ESDRAM feature bullets Fixed , .IV APOLLO PRO


Original
PDF 492-Pin 35x35x2 MO-151 VT82C691 HD04 VT82C596 vt82c motherboard 82c691 VIA Apollo Master VIA Apollo Design Guide via vt82c via apollo md4t
VIA vt8501

Abstract: RX5A VIA Apollo mvp4 VT82C686A VENUS tv circuit diagram VT1611A AMD-K6 Processor diagram explanation 74f245-type notebook led screen LVDS connector pinout vt8501
Text: Maintenance 3.2 VIA North Bridge and Super South Bridge Feature: . VIA VT8501 Apollo MVP4 Feature: Supports , process £» Single chip 27x27 mm, 352 pin BGA 13 5133S M/B Maintenance 3.3 VIA VT8501 Apollo MVP4 , " AHOLD G24 NA# BOFF# G25 H25 14 5133S M/B Maintenance 3.3 VIA VT8501 Apollo MVP4 North , master to use the PCI bus. 2.2KW pullup to VCC3. I High Priority PCI Master Request. VIA special high , # Pin # AB3 Y5 I/O O O Signal Description High Priority PCI Master Grant. Permission is given to the VIA


Original
PDF 5133S 103JT-025 2N7002LT1 DTC144TKA OT-23 DTC144WK FDB7030BL 60A30V VIA vt8501 RX5A VIA Apollo mvp4 VT82C686A VENUS tv circuit diagram VT1611A AMD-K6 Processor diagram explanation 74f245-type notebook led screen LVDS connector pinout vt8501
VT82C598

Abstract: 82C596 ACPI CIRCUIT DIAGRAM RX5B VT82C596B VT82C693A "Hot Plug and Play" SFF-8038i VIA Apollo Design Guide Rx58
Text: , ULTRADMA-33/66 MASTER MODE PCI-EIDE CONTROLLER, USB CONTROLLER, KEYBOARD CONTROLLER, AND RTC · Inter-operable with VIA and other Host-to-PCI Bridges - Combine with VT82C598 ( Apollo MVP3) for a complete 66 / 75 / 83 / 100MHz Socket-7 PCI / AGP / ISA system - Combine with VT82C693 ( Apollo ProPlus) for a complete 66 / 100 MHz Socket-370 or Slot-1 PCI / ISA system - Combine with VT82C693A ( Apollo Pro133) for a , Integrated UltraDMA-33/66 master mode EIDE controller with enhanced PCI bus commands PCI-2.1 compliant with


Original
PDF QKDQFHG3RZHU0DQDJHPHQW60 543OXJDQG3OD\ RQWUROOHUDQG57& VT82C596B VT82C598 82C596 ACPI CIRCUIT DIAGRAM RX5B VT82C596B VT82C693A "Hot Plug and Play" SFF-8038i VIA Apollo Design Guide Rx58
VT82C598

Abstract: VIA Apollo mvp4 VT82C686A vt82c motherboard soundblaster VT82C691 usb midi chip SFF8038i soundblaster programming Intel Universal HCI v1.1
Text: ), INTEGRATED HARDWARE SOUNDBLASTER/DIRECT SOUND AC97 AUDIO, ULTRADMA-33/66 MASTER MODE PCI-EIDE CONTROLLER , VIA and other Host-to-PCI Bridges - Combine with VT82C598 for a complete Super-7 (66/75/83/100MHz) PCI / AGP / ISA system ( Apollo MVP3) - Combine with VT82C501 for a complete Super-7 system with integrated 2D / 3D graphics ( Apollo MVP4) - Combine with VT82C691 for a complete 66 / 100 MHz Socket-8 or Slot-1 PCI / ISA system ( Apollo Pro) - Inter-operable with Intel or other Host-to-PCI bridges for a


Original
PDF VT82C686A VT82C686A ULTRADMA-33/66 VT82C598 66/75/83/100MHz) VT82C501 VIA Apollo mvp4 vt82c motherboard soundblaster VT82C691 usb midi chip SFF8038i soundblaster programming Intel Universal HCI v1.1
VT82C694X

Abstract: VT82C694A VIA 694X chipset VT82C694X rx6b vt82c motherboard slot AGP pinout Dual Socket 370 VIA VT82C694X clock generator apollo pro 133a rx69
Text: . 46 Revision 1.2 February 25, 2000 -iv- List of Tables VT82C694X VIA VT82C694X APOLLO , .IV APOLLO PRO133A , . 4 PINOUTS ­ VT82C694X APOLLO PRO133A , FIGURE 1. FIGURE 2. FIGURE 3. FIGURE 4. FIGURE 5. FIGURE 6. APOLLO PRO133A SYSTEM BLOCK DIAGRAM , applications - Combine with VIA VT82C596B south bridge chip for state-of-the-art system power management ·


Original
PDF 510-Pin 35x35x2 MO-151 VT82C694X VT82C694A VIA 694X chipset VT82C694X rx6b vt82c motherboard slot AGP pinout Dual Socket 370 VIA VT82C694X clock generator apollo pro 133a rx69
VT8233

Abstract: VT1211 VT8366 via kt266a VT8366A Apollo KT266A KT266A KT266 VIA chipset Via KT266
Text: VIA PERFORMANCE CHIPSET Apollo KT266A Building on the proven power and reliability of the VIA Apollo KT266, the VIA Apollo KT266A further raises the performance bar for AMD AthlonTM and AMD DuronTM processor based systems. The VIA Apollo KT266A is the first VIA chipset to feature Performance Driven , and AMD DuronTM processors, the VIA Apollo KT266A provides lightning fast access to system memory and increased overall system performance. The VIA Apollo KT266A is part of the V-MAP family of


Original
PDF KT266A KT266, KT266A DDR200/266 200/266MHz ATA-100, PC133 VT8233 VT1211 VT8366 via kt266a VT8366A Apollo KT266A KT266 VIA chipset Via KT266
82C596

Abstract: VT8501 VT8501 North Bridge floppy controller pinout VIA VT82C686A vt82c motherboard VT82C686A SFF-8038i "Hot Plug and Play" VT82C693
Text: SOUND AC97 AUDIO, ULTRADMA-33/66 MASTER MODE PCI-EIDE CONTROLLER, USB CONTROLLER, KEYBOARD CONTROLLER , TEMPERATURE, VOLTAGE, AND FAN-SPEED MONITORING · Inter-operable with VIA and other Host-to-PCI Bridges - Combine with VT82C598 for a complete Super-7 (66/75/83/100MHz) PCI / AGP / ISA system ( Apollo MVP3) - Combine with VT8501 for a complete Super-7 system with integrated 2D / 3D graphics ( Apollo MVP4) - Combine with VT82C693 for a complete 66 / 100 / 133 MHz Socket-370 or Slot-1 system ( Apollo Pro133) -


Original
PDF VT82C686A 82C596 VT8501 VT8501 North Bridge floppy controller pinout VIA VT82C686A vt82c motherboard VT82C686A SFF-8038i "Hot Plug and Play" VT82C693
Supplyframe Tracking Pixel