The Datasheet Archive

    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers
    Feeds Parts Directory Manufacturer Directory

    Top Results (6)

    Part ECAD Model Manufacturer Description Datasheet Download Buy Part
    CS-DSDMDB09MF-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-002.5 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft Datasheet
    CS-DSDMDB09MM-025 Amphenol Cables on Demand Amphenol CS-DSDMDB09MM-025 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft Datasheet
    CS-DSDMDB15MM-005 Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-005 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 5ft Datasheet
    CS-DSDMDB25MF-50 Amphenol Cables on Demand Amphenol CS-DSDMDB25MF-50 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Female 50ft Datasheet
    CS-DSDMDB37MF-015 Amphenol Cables on Demand Amphenol CS-DSDMDB37MF-015 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Female 15ft Datasheet
    CS-DSDMDB50MF-005 Amphenol Cables on Demand Amphenol CS-DSDMDB50MF-005 50-Pin (DB50) Deluxe D-Sub Cable - Copper Shielded - Male / Female 5ft Datasheet

    TWS 434 pin diagram Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags
    2006 - kopin

    Abstract: cyberdisplay 480 x 640 cyberdisplay VGA TWS 434 cyberdisplay video dc restore kopin amlcd kopin 854 kopin 640 3.5 wVGA
    Text: , Wide-Format (16:9), Color AMLCD COL 0 6 2562 6 2574 Figure 1-1: Pixel Array Pin Symbol Description Pin Symbol Description 1 VCOM Pixel common electrode 19 VGA , common electrode * Signal is active low Table 2-1: Interface Pin List © 2006 Kopin Corporation www.kopin.com A block diagram of the CyberDisplay WVGA LV is shown in Figure 2-1. External capacitors , digital control signals with 3.3-volt levels. 2.1 Interface Signals A 36- pin flex cable provides


    Original     		PDF
    TCP 8126

    Abstract: No abstract text available
    Text: of data. The memory circuits are housed in a credit-card sized 68- pin package. Internal circuit is , and JEIDA industry standard for 68- pin memory card • Credit card size dimensions: 85.6mm (length) x 54.0mm (width) x 3.3mm (thick) • PCMCIA / JEIDA industry standard, two-piece 68- pin , , etc. The attribute memory is selected by asserting the REG pin on the card interface. Option descriptions as follows: OPTION 1: Attribute memory is not supported. REG Pin : Not Contacted Main Memory


    OCR Scan     		PDF MB98A8092x, MB98A8102x, MB98A8112x MB98A8122x 68-pin 16-bit 374T75b MB98A8092X-25 MB98A8102X-25 MB98A8112X-25 TCP 8126
    Q0-Q31

    Abstract: AI01756
    Text: BYTE WRITE SELECTS: (BWE1 - BWE4) GLOBAL WRITE ENABLE (GW) JEDEC STANDARD 100 PIN TQFP SNOOZE MODE , provided from the previous cycle at the rising edge of clock. The M63532P is available in a 100 pin 14x20mm , subject to change without notice. 1/20 7TST237 007^348 7TT M63532P Figure 1. Pin , . SGS-THOMSON 7^2=1237 7 c m c i b3b M63532P Table 2. Pin Description Signal K A0-A14 I/O I I Property Asserted CLOCK SYNC Pin # 89 Note 1 Description Clock: All inputs except D E and ZZ are synchronous


    OCR Scan     		PDF M63532P 32Kx32 60MHz TQFP100 A0-A14 DQ0-DQ31 D0713bS TQFP100 Q0-Q31 AI01756
    1996 - Cyrix 6x86

    Abstract: No abstract text available
    Text: STANDARD 100 PIN TQFP SNOOZE MODE INPUT DESCRIPTION The M63532P BRAM® is a 1,048,576-bit CMOS Burst SRAM , provided from the previous cycle at the rising edge of clock. The M63532P is available in a 100 pin 14x20mm , M63532P Figure 1. Pin Connections A6 A7 CE1 CE2 BW4 BW3 BW2 BW1 CE3 VCC GND K GW BWE OE ADSC ADSP ADV , next rising clock edge in a pipe-lined fashion. M63532P Table 2. Pin Description Signal K A0-A14 I/O I I Property Asserted CLOCK SYNC Pin # 89 Note 1 Description Clock: All inputs except OE and ZZ


    Original     		PDF M63532P 32Kx32 60MHz M63532P 576-bit Cyrix 6x86
    D432836

    Abstract: D432836AL uPD432836ALGF upd432836 uPD432836AL D432836ALG TWS 434 pin diagram D4328 MARKING LZ upD432836A
    Text: . The ,uPD432836ALGF is packaged in 100- pin plastic LQFP for high density and low capacitive loading , 275 250 225 200 Clock access time ns 3.23 3.53 3.9 4.34 4.9 Maximum supply current Active mA 350 350 , Clock frequency MHz 300 275 250 225 200 Clock access time ns 3.23 3.53 3.9 4.34 4.9 uPD432836AL Package 100- pin plastic LQFP (14 x 20 mm) ßP D432836ALG F-A36 ßP D432836ALG F-A40 pP D432836ALG F-A44 pP D432836ALG F-A50 2 D atasheet M13553EJ3V0DS00 NEC Pin Configuration (Marking Side


    OCR Scan     		PDF uPD432836AL 64K-WORD 36-BIT PD432836AL 536-word uPD432836ALGF S100GF-65-8ET D432836 D432836AL upd432836 D432836ALG TWS 434 pin diagram D4328 MARKING LZ upD432836A
    TWS 434

    Abstract: No abstract text available
    Text: STI29080-90T 80- PIN FLASH MEMORY MODULES FUNCTIONAL BLOCK DIAGRAM o o è o a 8. E o E (D E o , STI29080-90T 80- PIN FLASH MEMORY MODULES 2M X 32 Bits Flash Memory Module (5 V Only , -90T is a 80- pin flash memory module with a maximum access time of 90ns, 5V only power supply, no power on reset, and tin edge connectors. The STI29080-90T is intended for mounting into 80- pin edge connector , module. The Simple Technology STI29080-90T consists of sixteen 512K x 8 bits CMOS flash memory in 32- pin


    OCR Scan     		PDF STI29080-90T 80-PIN Am29F040-90 STI29080-90T TWS 434
    2000 - Not Available

    Abstract: No abstract text available
    Text: TIMING DIAGRAM 2, 3) Clock input pin (max 100 MHz) A ch clock input pin (max 50 MHz) B ch clock input pin (max 50 MHz) Clock output pin (See s TIMING DIAGRAM 1 to 4) Clock output pin (See s TIMING DIAGRAM 1 to , Package : s PACKAGE 48- pin plastic LQFP (FPT-48P-M05) MB40C328V s PIN ASSIGNMENT DA0 , s PIN DESCRIPTION Pin No. 3, 9, 13, 45 16, 43 27 4, 7, 12, 44 18, 32, 41 33 to 40 19 to 26 11 14 10 , ground pin (0 V) Digital power supply ground pin (0 V) Digital output pin (Port A) DA7: MSB, DA0: LSB


    Original     		PDF DS04-28218-2E MB40C328V MB40C328V F0001
    LQFP48

    Abstract: MB40C328V MB40C328VPFV
    Text: CLKB B ch clock input pin (max 50 MHz) 42 CLKOA Clock output pin (See s TIMING DIAGRAM 1 to 4) 17 CLKOB Clock output pin (See s TIMING DIAGRAM 1 to 4) 8 VINA Analog input pin , ) Dividing circuit reset input pin (See s TIMING DIAGRAM 2, 3) Clock input pin (max 100 MHz) Reference , pitch 0.5 mm) s PACKAGE 48- pin Plastic LQFP (FPT-48P-M05) To Top / Lineup / Index , 48 47 46 45 44 43 42 41 40 39 38 37 s PIN ASSIGNMENT VR2 1


    Original     		PDF DS04-28218-1E MB40C328V MB40C328V LQFP48 MB40C328VPFV
    MB40C318VPFV

    Abstract: LQFP48 MB40C318V
    Text: (See s TIMING DIAGRAM 2, 3) 29 CLKEP Differential clock (positive-phase) input pin (max 140 , ) 42 CLKOA Clock output pin (See s TIMING DIAGRAM 1 to 4) 17 CLKOB Clock output pin (See s TIMING DIAGRAM 1 to 4) 8 VINA Analog input pin Input range is VRT to VRB (0 V to 3.0 V , (7 mm × 7 mm, lead pitch 0.5 mm) s PACKAGE 48- pin Plastic LQFP (FPT-48P-M05) To Top , ) DAI DA2 DA3 48 47 46 45 44 43 42 41 40 39 38 37 s PIN


    Original     		PDF DS04-28217-1E MB40C318V MB40C318V MB40C318VPFV LQFP48
    2000 - Not Available

    Abstract: No abstract text available
    Text: reset input pin (See s TIMING DIAGRAM 2, 3) Differential clock (positive-phase) input pin (max 140 MHz , ) Two-phase clock (B ch) input pin (max 70 MHz) Clock output pin (See s TIMING DIAGRAM 1 to 4) Clock output pin (See s TIMING DIAGRAM 1 to 4) Analog input pin Input range is VRT to VRB (0 V to 3.0 V: 2 Vp-p , Additional features · Package : s PACKAGE 48- pin plastic LQFP (FPT-48P-M05) MB40C318V s PIN , DB2 MB40C318V s PIN DESCRIPTION Pin No. 3, 9, 13, 45 16, 43 27 4, 7, 12, 44 18, 41 33 to 40 19


    Original     		PDF DS04-28217-2E MB40C318V MB40C318V F0001
    LQFP48

    Abstract: MB40C328V MB40C328VPFV
    Text: output pin (See s TIMING DIAGRAM 1 to 4) 17 CLKOB Clock output pin (See s TIMING DIAGRAM 1 to 4 , pin (Refer to s MODE SETTING) Dividing circuit reset input pin (See s TIMING DIAGRAM 2, 3) Clock , PACKAGE 48- pin plastic LQFP (FPT-48P-M05) MB40C328V VR3 VREFT VRT AVDD AVSS DVDD , 39 38 37 s PIN ASSIGNMENT VR2 1 36 DA4 VR1 2 35 DA5 AVDD 3 , CLK OE 29 13 8 AVDD VINA MB40C328V s PIN DESCRIPTION Pin No. Symbol


    Original     		PDF DS04-28218-2E MB40C328V MB40C328V 50tives LQFP48 MB40C328VPFV
    1999 - Not Available

    Abstract: No abstract text available
    Text: reset input pin (See s TIMING DIAGRAM 2, 3) Differential clock (positive-phase) input pin (max 140 MHz , ) Two-phase clock (B ch) input pin (max 70 MHz) Clock output pin (See s TIMING DIAGRAM 1 to 4) Clock output pin (See s TIMING DIAGRAM 1 to 4) Analog input pin Input range is VRT to VRB (0 V to 3.0 V: 2 Vp-p , Additional features · Package : s PACKAGE 48- pin Plastic LQFP (FPT-48P-M05) MB40C318V s PIN , DB2 MB40C318V s PIN DESCRIPTION Pin No. 3, 9, 13, 45 16, 43 27 4, 7, 12, 44 18, 41 33 to 40 19


    Original     		PDF DS04-28217-1E MB40C318V MB40C318V D-63303 F9903
    1999 - Not Available

    Abstract: No abstract text available
    Text: TIMING DIAGRAM 2, 3) Clock input pin (max 100 MHz) A ch clock input pin (max 50 MHz) B ch clock input pin (max 50 MHz) Clock output pin (See s TIMING DIAGRAM 1 to 4) Clock output pin (See s TIMING DIAGRAM 1 to , Package : s PACKAGE 48- pin Plastic LQFP (FPT-48P-M05) MB40C328V s PIN ASSIGNMENT DA0 , s PIN DESCRIPTION Pin No. 3, 9, 13, 45 16, 43 27 4, 7, 12, 44 18, 32, 41 33 to 40 19 to 26 11 14 10 , ground pin (0 V) Digital power supply ground pin (0 V) Digital output pin (Port A) DA7: MSB, DA0: LSB


    Original     		PDF DS04-28218-1E MB40C328V MB40C328V D-63303 F9903
    LQFP48

    Abstract: MB40C318V MB40C318VPFV
    Text: Dividing circuit reset input pin (See s TIMING DIAGRAM 2, 3) 29 CLKEP Differential clock , (B ch) input pin (max 70 MHz) 42 CLKOA Clock output pin (See s TIMING DIAGRAM 1 to 4) 17 CLKOB Clock output pin (See s TIMING DIAGRAM 1 to 4) 8 VINA Analog input pin Input range is , pitch 0.5 mm) s PACKAGE 48- pin plastic LQFP (FPT-48P-M05) MB40C318V VR3 VREFT VRT , 43 42 41 40 39 38 37 s PIN ASSIGNMENT VR2 1 36 DA4 VR1 2 35


    Original     		PDF DS04-28217-2E MB40C318V MB40C318V LQFP48 MB40C318VPFV
    LQFP48

    Abstract: MB40C318V MB40C318VPFV
    Text: TIMING DIAGRAM ] 2, 3) 29 CLKEP Differential clock (positive-phase) input pin (max 140 MHz) PECL level , output pin (See [U TIMING DIAGRAM ] 1 to 4) 17 CLKOB Clock output pin (See [U TIMING DIAGRAM ] 1 to 4 , time Timing diagram 1 tpdS 4 8 11.5 ns tpdSO tws + + 4 tws + + 8 tws + + 11 ns Timing diagram 2 tpdM1 , input capacitance • Power dissipation • Additional features • Package ■PACKAGE 48- pin , ) enable (CLKA, CLKB) : LQFP48 (7 mm x 7 mm, lead pitch 0.5 mm) MB40C318V PIN ASSIGNMENT Vr2 Vri AVdd


    OCR Scan     		PDF MB40C318V MB40C318V 48-pin MB40C318VPFV FPT-48P-M05) F48013S-3C-6 LQFP48
    1997 - 810B1

    Abstract: 20-FFH A1286-2 811b1 CRD-68P-M17 2 M flash memory 812b2
    Text: sized 68- pin package. Internal circuit is protected by two metal panels, one at the top and bottom of , (width) × 3.3 mm (thick) PCMCIA/JEIDA conformed two-piece 68- pin connector (with a two-row built-in , , etc. The attribute memory is selected by asserting the REG pin on the card interface. Option descriptions as follows: OPTION 1: Attribute memory is not supported. REG Pin : Not Contacted (JEIDA Ver , MB98A809Bx, 810Bx, 811Bx, and 812Bx BLOCK DIAGRAM R VCC R = 100 K GND WE OE VPP1 VPP2 R R


    Original     		PDF DS05-30336-2E MB98A809Bx-/810Bx-/811Bx-/812Bx-25 MB98A809Bx, MB98A810Bx, MB98A811Bx MB98A812Bx 68-pin F9704 810B1 20-FFH A1286-2 811b1 CRD-68P-M17 2 M flash memory 812b2
    1997 - 20-FFH

    Abstract: 809A1 811A 811AX MB98A808A3
    Text: sized 68- pin package. Internal circuit is protected by two metal panels, one at the top and bottom of , (width) × 3.3 mm (thick) PCMCIA/JEIDA conformed two-piece 68- pin connector (with a two-row built-in , , etc. The attribute memory is selected by asserting the REG pin on the card interface. Option descriptions as follows: OPTION 1: Attribute memory is not supported. REG Pin : Not Contacted (JEIDA Ver , -/809Ax-/810Ax-/811Ax-20 Fig. 1 ­ MB98A808Ax, 809Ax, 810Ax, and 811Ax BLOCK DIAGRAM R VCC R =


    Original     		PDF DS05-30335-2E MB98A808Ax-/809Ax-/810Ax-/811Ax-20 K/512 MB98A808Ax, MB98A809Ax, MB98A810Ax MB98A811Ax 68-pin F9704 20-FFH 809A1 811A 811AX MB98A808A3
    2003 - MB85R256A

    Abstract: TCA 420 FPT-28P-M17 MB85R256 MB85R256APF MB85R256PF TCA 150
    Text: temperature range: -40 °C to +85 °C 28- pin , SOP flat package s PACKAGE 28- pin plastic SOP (FPT-28P-M17) MB85R256/256A s PIN ASSIGNMENT (TOP VIEW) A14 1 28 VCC A12 2 27 WE A7 3 , /O6 I/O1 12 17 I/O5 I/O2 13 16 I/O4 GND 14 15 I/O3 s PIN DESCRIPTIONS Pin name A0 to A14 Function Address Input I/O0 to I/O7 Data input/output CE Chip enable input WE Write Enable input OE Output enable input VCC Power supply pin ( + 3.3


    Original     		PDF DS05-13101-1E MB85R256/256A MB85R256/256A F0306 MB85R256A TCA 420 FPT-28P-M17 MB85R256 MB85R256APF MB85R256PF TCA 150
    LQFP48

    Abstract: MB40C328V MB40C328VPFV
    Text: (Refer to [M MODE SETTING J) 15 DSEL 28 RESET Dividing circuit reset input pin (See [U TIMING DIAGRAM , clock input pin (max 50 MHz) 42 CLKOA Clock output pin (See [U TIMING DIAGRAM ] 1 to 4) 17 CLKOB Clock output pin (See |~B TIMING DIAGRAM ] 1 to 4) 8 Vina Analog input pin Input range is Vrt to Vrb (0 V to , 1 tpdS 2.5 6.0 7.0 ns tpdSO tws + + 2.5 tws + + 6.0 tws + + 10 ns Timing diagram 2 tpdM1 2.5 5.5 , input capacitance • Power dissipation • Additional features • Package ■PACKAGE 48- pin


    OCR Scan     		PDF MB40C328V MB40C328V 48-pin FPT-48P-M05) MB40C328VPFV LQFP48
    2003 - FM1808

    Abstract: FM3808 FM3808-70-T FM3808DK TWS 434 pin diagram
    Text: Clock/Calendar Registers X2 Figure 1. Block Diagram Pin Description Pin Name I/O A0-A14 , . Interrupt Block Diagram According to the programming selections, the pin can be driven in the backup , conditions and a watchdog timer function. A programmable interrupt output pin allows the user to select the , Pin Configuration A11 A9 A8 A13 WE VBAK INT VDD X1 X2 A14 A12 A7 A6 A5 A4 1 2 3 , A1 A2 A3 Ordering Information 70 ns access, 32- pin TSOP DIP module development kit


    Original     		PDF FM3808 256Kb FM3808 FM1808 FM3808-70-T FM3808DK TWS 434 pin diagram
    2001 - Not Available

    Abstract: No abstract text available
    Text: watchdog timer function. A programmable interrupt output pin allows the user to select the supervisor , www.ramtron.com Rev 0.2 27 July 2001 1/26 Ramtron Pin Configuration FM3808 A11 A9 A8 A13 WE VBAK INT VDD , Information FM3808-70-T 70 ns access, 32- pin TSOP FM3808DK DIP module development kit Documentation for the , Figure 1. Block Diagram Switched power System Supervisor Low VDD monitor/ Watchdog timer Dog timebase , X2 27 July 2001 ­ Rev 0.2 3/26 Ramtron Pin Description Pin Name Pin Number A0-A14 1-4


    Original     		PDF FM3808 256Kb 32-pin MO-142
    jedec mo-142

    Abstract: 10010b FM1808 FM3808 FM3808-70-T FM3808DK
    Text: Diagram Pin Description Pin Name I/O A0-A14 Input DQ(7:0) /CE I/O Input /OE Input /WE , power conditions and a watchdog timer function. A programmable interrupt output pin allows the user to , Active Current · 1 µA IBAK Clock Backup Current Pin Configuration A11 A9 A8 A13 WE VBAK INT , DQ7 DQ6 DQ5 DQ4 DQ3 VSS DQ2 DQ1 DQ0 A0 A1 A2 A3 Ordering Information 70 ns access, 32- pin , 2001 Pin Description Address: The 15 address inputs select one of 32,752 bytes in the FRAM array or


    Original     		PDF FM3808 256Kb FM3808 32-pin MO-142 jedec mo-142 10010b FM1808 FM3808-70-T FM3808DK
    2002 - FM3808

    Abstract: 9356 eeprom FM1808 FM3808-70-T FM3808DK 9114 RAM jedec mo-142
    Text: Clock/Calendar Registers X2 Figure 1. Block Diagram Pin Description Pin Name I/O A0-A14 , . Interrupt Block Diagram According to the programming selections, the pin can be driven in the backup , power conditions and a watchdog timer function. A programmable interrupt output pin allows the user to , Pin Configuration A11 A9 A8 A13 WE VBAK INT VDD X1 X2 A14 A12 A7 A6 A5 A4 1 2 3 , A1 A2 A3 Ordering Information 70 ns access, 32- pin TSOP DIP module development kit


    Original     		PDF FM3808 256Kb FM3808 32-pin MO-142 9356 eeprom FM1808 FM3808-70-T FM3808DK 9114 RAM jedec mo-142
    TC55V2377AFF-250

    Abstract: tc55v2377 TC55V2377AFF-225 XX11X 1029-CH TC55V2377AFF
    Text: input/output buffer) and is available in a low-profile 100- pin plastic · Organization as 64K words by 36 , 1.8V interface Dual power supply (3.3V for core and 1.8V for input/output buffer) · Available in 100- pin LQFP package(LQFP100-P-l420-0.65K:0.65mm pitch, 1.6mm height, typically 0.56 grams) PIN ASSIGNM ENT , * PIN NAMES A0toA15 Address Inputs Data Inputs/Outputs Parity Data Inputs/Outputs Clock Input Data , TC55V2377AFF-205,-225,-250 BLOCK DIAGRAM V D D I" Vddq" IOP1 to4 V SSV $SQ * STRBA STRBB STRBB


    OCR Scan     		PDF TC55V2377AFF-205 TC55V2377AFF 296-bit LQFP100-P-1420-0 TC55V2377AFF-250 tc55v2377 TC55V2377AFF-225 XX11X 1029-CH
    2008 - VSC8240

    Abstract: VSC8242 VSC824
    Text: , TWS slave, and TWS master) Embedded microcontroller with on-board RAM enables flexibility and , applications combined with up to 8-inch of FR4 circuit traces 12 mm × 12 mm, 121- pin , flip chip ball grid array (FCBGA) package (VSC8242) 8 mm × 8 mm, 81- pin , flip chip ball grid array (FCBGA) package (VSC8240) BLOCK DIAGRAM : www.vitesse.com VSC8240 VSC8242 GENERAL DESCRIPTION: The VSC8240 and VSC8242 are , interfaces on two ports (four pins). The MDIO and two-wire serial ( TWS ) slave interfaces can be used to load


    Original     		PDF VSC8240 VSC8242 VSC8242 VSC8242) VSC8240) VPPD-01862 VSC824
    ...

    Privacy Policy | Digital Services Act | Contact Us | About Us

    Copyright © 2023.

    Supplyframe Tracking Pixel