The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
SN7420J Texas Instruments TTL/H/L SERIES, DUAL 4-INPUT NAND GATE, CDIP14
SN7420J-00 Texas Instruments IC TTL/H/L SERIES, DUAL 4-INPUT NAND GATE, CDIP14, Gate
ISO7420FCCD Texas Instruments Low-Power 2/0 Dual Channel Digital Isolator with Fail-Safe Output Low and Noise Filter 8-SOIC -40 to 125
ISO7420FED Texas Instruments Low-Power Dual Channel Digital Isolators 8-SOIC -40 to 125
ISO7420ED Texas Instruments Low-Power Dual Channel Digital Isolators 8-SOIC -40 to 125
TPS74201KTWTG3 Texas Instruments Single Output LDO, 1.5A, Adj.(0.8 to 3.3V), Any or No Cap, Programmable Soft Start 7-DDPAK/TO-263 -40 to 85

TTL 7420 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
7421 ttl AND gate

Abstract: TTL 7421 7421 pin configuration PIN CONFIGURATION 7420 TTL 7420 74LS20 PIN CONFIGURATION logic gate 7421 AND 7420 pin configuration 7420 SIGNETICS TTL 74LS20
Text: Signetics I 7420 , 7421, LS20, LS21, S20 Gates Dual Four-Input NAND ( 20) AND ('21) Gate Logic Products H Product Specification TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 7420 10ns , Manufacturer 853-0546 81501 Signetics Logic Products Gates Product Specification 7420 , 7421, LS20, LS21 , less than or equal to the table entries. VM- 1.3V (or 74LS; Vu - 1.5V for all other TTL families , Product Specification 7420 , 7421, LS20, LS21, S20 DC ELECTRICAL CHARACTERISTICS (Over recommended


OCR Scan
PDF 74LS20 74S20 74LS21 N7420N, N74LS20N, N74S20N N7421N, N74LS21N N74LS20D, N74S20D, 7421 ttl AND gate TTL 7421 7421 pin configuration PIN CONFIGURATION 7420 TTL 7420 74LS20 PIN CONFIGURATION logic gate 7421 AND 7420 pin configuration 7420 SIGNETICS TTL 74LS20
2005 - TTL 7420

Abstract: No abstract text available
Text: Optoway GBB- 7420 * GBB- 7420 1310 nm TX / 1550 nm RX , 5V / 1250 Mbps 1-Fiber Single-Mode WDM Gigabit Interface , ) * FEATURES DESCRIPTION l l l l The GBS- 7420 series single-mode optical transceivers meet the , interface is used. TTL RX-LOS output simplifies interface to external circuitry. A 20-pin SCA-2 host , Single +5 V Power Supply Differential PECL Inputs and Outputs TTL RX-LOS Output Class 1 Laser


Original
PDF GBB-7420 GBS-7420 using5979737 TTL 7420
ic 7421

Abstract: TTL 7421 7421 ttl AND gate IC 7420 pin configuration ic 7421 TTL 7420 function ic 7421 7421 IC ic ttl 7421 pin configuration ic 7420
Text: Signetics I 7420 , 7421, LS20, LS21, S20 Gates H Dual Four-Input NAND ('20) AND ('21) Gate Product Specification Logic Products TYPE 7420 74LS20 74S20 7421 74LS21 TYPICAL PROPAGATION DELAY , 5 853-0546 81501 Signetics Logic Products Product Specification Gates 7420 , 7421 , other TTl families. Test Circuit For 74 Totem-Pole Outputs DEFINITIONS R l = Load resistor to Vcc , 4, 1985 5 -4 6 Signetics Logic Products Product Specification Gates 7420 , 7421, LS20


OCR Scan
PDF 74LS20 74S20 74LS21 N7420N, N74LS20N, N74S20N N7421N, N74LS21N N74LS20D, N74S20D, ic 7421 TTL 7421 7421 ttl AND gate IC 7420 pin configuration ic 7421 TTL 7420 function ic 7421 7421 IC ic ttl 7421 pin configuration ic 7420
pin diagram ic 7420

Abstract: pin diagram of ic 7420 IC 7420 7420 TTL diagram 7420 ic TTL 7420 cmos 7420 pinout 7420
Text: outputs directly TTL compatible. Centre power and ground pins help reduce noise in high performance , 1100 mW (max) Standby Power (CMOS) 55 mW (max) Completely Static Operation Directly TTL compatible , ( TTL ) (CMOS) lcc lS B lS B 1 Symbol Test Condition lL I VIN =0VtoVcc = 0V to V OE = VIH c s = VIH' V w , Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 b35337c ì GG2712 71D z > 10 , =5V±10% Output Load i/o Pin ° 166n ? vW * O 1-76V Mosaic Semiconductor, Inc., 7420 Carroll Rd


OCR Scan
PDF MSM8512J MSM8128 MIL-STD-883. MSM8512J-015/020/025 JEDEC1014 8512J B-015 0D0271Ö pin diagram ic 7420 pin diagram of ic 7420 IC 7420 7420 TTL diagram 7420 ic TTL 7420 cmos 7420 pinout 7420
TTL 7421

Abstract: 7421 ttl AND gate TTL 7420 7421 pin configuration 74LS21 PIN CONFIGURATION 7420 pin configuration 74LS gates 74LS21 PIN CONFIGURATION 7420 7420 TTL
Text: Signetics I 7420 , 7421, LS20, LS21, S20 Gates Dual Four-Input NAND ('20) AND ('21) Gate Logic Products ■Product Specification TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 7420 , Specification Gates 7420 , 7421, LS20, LS21, S20 ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature , should be less than or equal to the table entries. VM= 1.3V tor 74LS; VM - 1.5V tor all other TTL , Product Specification Gates 7420 , 7421, LS20, LS21, S20 DC ELECTRICAL CHARACTERISTICS (Over recommended


OCR Scan
PDF 74LS20 74S20 74LS21 N7420N, N74LS20N, N74S20N N7421N, N74LS21 N74LS20D, N74S20D, TTL 7421 7421 ttl AND gate TTL 7420 7421 pin configuration 74LS21 PIN CONFIGURATION 7420 pin configuration 74LS gates PIN CONFIGURATION 7420 7420 TTL
7421 pin configuration

Abstract: 7420 pin configuration 74LS20 PIN CONFIGURATION 7421 logic gate 7421 AND 74LS21 PIN CONFIGURATION 74LS20 function table TTL 7420 PIN CONFIGURATION 7420 F0758
Text: Signehcs I 7420 , 7421, LS20, LS21, S20 Gates Dual Four-Input NAND ('20) AND ('21) Gate Product Specification Logic Products TYPE 7420 74LS20 74S20 7421 74LS21 TYPICAL PROPAGATION DELAY , S pecification Gates 7420 , 7421, LS20, LS21, S20 ABSOLUTE MAXIMUM RATINGS PARAMETER VCC , Signetics Logic Products P roduct S pecification Gates 7420 , 7421, LS20, LS21, S20 DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.) 7420 , 21 74LS20


OCR Scan
PDF 74LS20 74S20 74LS21 N7420N, N74LS20N, N74S20N N7421N, N74LS21N N74LS20D, N74S20D, 7421 pin configuration 7420 pin configuration 74LS20 PIN CONFIGURATION 7421 logic gate 7421 AND 74LS21 PIN CONFIGURATION 74LS20 function table TTL 7420 PIN CONFIGURATION 7420 F0758
LM 7420

Abstract: No abstract text available
Text: Parameter Supply Voltage Input High Voltage ( TTL ) Input Low Voltage ( TTL ) Input High Voltage (CMOS) Input , Current Standby Supply Current TTL CMOS Autoselect /Sector Protect Voltage Voltage for Sector Unprotect , 12.5 10.5 0.45 9.5 - 2.4 3.2 4.2 Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300 , 5V +/-10% * Module tested in 32 bit mode 166ß 1.76V Mosaic Semiconductor, Inc., 7420 Carroll Rd , occurs first tcE tOE tDF tOH - - Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300


OCR Scan
PDF MFM8516 b3S337T 002Lic MFM8516GMB-80E MIL-STD-883 512Kx b35337T LM 7420
7420 pin nc

Abstract: No abstract text available
Text: Voltage ( TTL ) Input Low Voltage ( TTL ) Input High Voltage (CMOS) Input Low Voltage (CMOS) Operating , bit 16 bit 8 bit TTL CMOS CC032 CC016 CC08 CE=VIL < 1 > , OE=Vih, lO U T =0mA, f=6MHz As above , Vccmin. 2 .4 - 0.45 4.2 3.2 V V V Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite , ., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel: 619.271.4565 Fax: 619.271.6058 3 I , preprogramming time, (2) Not 100% tested. Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego


OCR Scan
PDF 150and 170ns. A0-A20 A21-A23M F516M-12/15/17 F516MMB-12 MIL-STD-883. 512Mbit, 7420 pin nc
pinout 7420

Abstract: No abstract text available
Text: Surface Mount Substrate. User Configurable as 16 / 32 bit wide output. Operating Power Standby Power ( TTL , accessibility. TTL Compatible Inputs and Outputs. Fully Static operation. Multiple ground pins for maximum noise , Standby Supply Current Output Voltage TTL levels CMOS levels ^SB1 Ub2 v 0L l0L = 8.0mA l0H = , II IIo z z > > >" ^IN1 CIN 2 ^l/O max 20 10 24 Unit PF PF PF Mosaic Semiconductor, Inc., 7420 , Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel: 619.271.4565 Fax


OCR Scan
PDF PUMA68S8000X 68S8000X 256Kx16 68S2000X. 68S8000X-15/17/20/25 68S8000XLI-15 S8000 256Kx32 or512Kx16. pinout 7420
Not Available

Abstract: No abstract text available
Text: directly TTL compatible and has common data inputs and outputs. The device may be screened in accordance , Data Retention • Directly TTL compatible. • Completely Static Operation. • JEDEC Standard , % tested. Mosaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 2 ■I , : See Diagram *V cc=5V±10% Mosaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA , 85 M osaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 ■, 4


OCR Scan
PDF MSM832-55/70/85/10 MSM832 MIL-STD-883. MSM832SLMB-70 MIL-STD-883
11A9

Abstract: MSM8128
Text: capabilty, completely static operation and is directly TTL compatible. May be screened in accordance with , Standby 11 mW (Max.) - L Version Completely Static Operation Low Voltage Data Retention Directly TTL , : This parameter is sampled and not 100% tested. Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite , 1.76V 30pF Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel , 55 max 25 Units ns ns ns ns ns ns ns ns ns ns ns Mosaic Semiconductor, Inc., 7420 Carroll Rd


OCR Scan
PDF MSM8128 128Kx8 MIL-STD-883. MSM8128-45/55 MSM8128SLMB-45 MIL-STD-883 b3S337^ 11A9
Not Available

Abstract: No abstract text available
Text: and is directly TTL compatible. It has a low power standby mode and in battery backup compatible , Cycle Times. • Battery Back-up Capability - 2.0V Data Retention Mode. • Directly TTL Compatible , : This param eter is sampled and not 100% tested Mosaic Sem iconductor, Inc., 7420 Carroll Rd. Suite , 44 1 15 Unit 25 - Mosaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego , osaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel: 619.271.4565 4


OCR Scan
PDF M8256-25/35/45/55 MSM8256 MIL-STD-883. 700mW MSM8256-25/35/45/55 MSM8256SLMB-45 MIL-STD-883
ic 7420

Abstract: No abstract text available
Text: , multiple ground pins for maximum noise immunity and TTL compatible inputs and outputs. The PUMA 68S 4000 , . • • Operating P ow er: Standby P ow er: -L Part • TTL Compatible Inputs and Outputs , inputs are cycling at maximum frequency. A Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San , in. C ycle, C S = > II |CO TTL levels CC32 Unit -20 VIHVl/0=G NDtoVcc max , . Mosaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel: 619.271.4565 Fax


OCR Scan
PDF 68S4000-020/025/35/45 PUMA68S4000 128Kx8 h3S337 68S4000LM B-020 STD-883 S4000 ic 7420
Not Available

Abstract: No abstract text available
Text: TTL compatible and has common data inputs and outputs. The device may be screened in accordance with , ) • Low Power Standby 11 mW (max) -L version. • Low Volatge Data Retention. • Directly TTL , and not 100% tested. M osaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, ¿A 92121 , levels: 1.5V T I *V =5V±10% M osaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San , , Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 4 ■I 0002423 653 I Under


OCR Scan
PDF MSM832-020/025/35/45 MSM832 MIL-STD-883. 00242A MIL-STD-883
Not Available

Abstract: No abstract text available
Text: . The device features low power standby, multiple ground pins for maximum noise immunity and TTL , €¢ • • • Operating Power : 2.86 W (max) Standby Power : -L Part 44 mW (max) TTL , WE1 ~4 on the PUMA 68S4000A version. Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San , <) 1 This parameter is guaranteed not tested. Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite , Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel: 619.271.4565 Fax


OCR Scan
PDF 68S4000/A-020/025/35/45 68S4000/A b35337T 68S4000ALM B-020 STD-883 S4000 b3S337T
7420 ic details

Abstract: pin diagram ic 7420 UV-EPROM A0-A12, D0-D7 ER410 TI645 EPROM128KX8 pinout 7420 2758 eprom
Text: SupplyVoltage ProgrammingVoltage Read Program Input High Voltage I nput Low Voltage TTL CMOS 4.75 4.75 12.2 2.2 , 25 15 Unit pF pF pF pF pF pF r r 0 U T1 O U T 2 Mosaic Semiconductor, Inc., 7420 , VccAverage Read Current Standby Supply Current 16 bit 16 bit 8 bit 16bit 8 bit TTL CMOS Vp pVoltage During Read Output Low Voltage Output High Voltage D0-D15 TTL loading CMOS loading AO ~A16, OË PGM1- 2, C S 1 , Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 4 baSÌSTT D0 Q2 60 D


OCR Scan
PDF PUMA2US2500 128K8 16bitwide 250ns 150ns US2500 0US2500 OCTOBER1995 170ns MIL-STD-883 7420 ic details pin diagram ic 7420 UV-EPROM A0-A12, D0-D7 ER410 TI645 EPROM128KX8 pinout 7420 2758 eprom
7420 ic details

Abstract: pin diagram ic 7420 IC 7420 function ic 4026 IC 4026 pin diagram 7420 ic
Text: Supply Current IC C 1 Standby Current ( TTL ) ^ S B 1 Standby Current -L Version lS B 2 Output Voltage v 0L , 12 Capacitance calculated, not measured. M osaic Sem iconductor, Inc., 7420 Carroll Rd. Suite , and Output timing reference levels: 1,5V * Output load: 1 TTL gate + 100pF * VC C =5V±10% Output , - - - Mosaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel , osaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel: 619.271.4565 Fax


OCR Scan
PDF MEM832 MILSTD-883. MEM832-20/25 b353371 MEM832VLMB-20 0002b0? 7420 ic details pin diagram ic 7420 IC 7420 function ic 4026 IC 4026 pin diagram 7420 ic
Not Available

Abstract: No abstract text available
Text: including the high density VIL. It has completely static operation and and is directly TTL compatible. The , Completely Static Operation. Low Voltage Data Retention. Directly TTL compatible. Single Chip Select , param eter is sampled and not 100% tested. Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300 , c Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 ■I 0002372 , Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego^ CA 92121 ■b35337T 0002373 MT f i


OCR Scan
PDF 128Kx MSM8128X-020/25/35 MSM8128X MIL-STD-883 MSM8128SXLMB-35 MIL-STD-883
74573

Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and , UK ). Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together. The following tables are available . TTL Device Summary CMOS Device , device is suitable for your purposes. 1 of 12 E&OE. TTL Device Summary Please click on a , 7404 7405 7406 7407 7408 7410 7411 7414 7420 7421 7427 7430 7432 7447 7448 7473 7474


Original
PDF
Not Available

Abstract: No abstract text available
Text: with 3.0V battery back-up compatible, completelty static operation and is directly TTL compatible. The , Capability. On board decoupling capacitors. Completely Static Operation. Directly TTL compatible. May be , bit 'cc 32 bit 'cc32 16 bit 8 bit TTL 'C C 16 'cC8 32 200 101 52 2 - Standby Supply Current -L , iconductor, Inc., 7420 Carroll Rd. Suite 300, San Dieao. CA 92121 Tel: 619.271.4565 Fax: 619.271.6058 I , =5V±10% cc * Module is tested in 32bit mode. * Output load : 1 TTL gate + 100pF O utput Load C ircuit I/O


OCR Scan
PDF PUMA2S1000 100ns MIL-STD-883. 2S1000-55/70/85/10 D00S4ab 2S1000LMB-55 128Kx8
Not Available

Abstract: No abstract text available
Text: C 8 bit lC 8 As above C - TTL levels lSB 1 CS(1)= V|H ll/0= 0mA, Other , Inputs , V 0 UT=OV Mosaic S em iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 2 â , timing reference levels: 1,5V 645n - V W '— O 1.76V 100 pF * Output load: 1 TTL gate + 100pF * VC =5V±10% C M osaic Sem iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 â , iconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 ■0002^26 C1 4 T ■4 Tel


OCR Scan
PDF 128Kx 68F4001-15/17/20 68F4001 200ns. 68F4001MB-15 256Kx 512Kx8 b3S33 MIL-STD-883
Not Available

Abstract: No abstract text available
Text: 89 mA mA mA ma CC8 As above As above TTL levels SB l CS^>=2.0VtoVcc+0.75V , Condition ^INl ^IN2 VIN -0V Cqut v OT U =ov v,N =ov Mosaic Semiconductor, Inc., 7420 , sampled and not 100% tested. Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 , 100pF *VC =5V±10% C Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 , Controlled ® Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 ■5 1


OCR Scan
PDF PUMA67E1001/A-90/12 ThePUMA67E1001/AisalMbitCMOS of90and MIL-STD-883orD0 MIL-STD-883 32Kx32 as64Kx 16and 128Kx8 PUMA67
Not Available

Abstract: No abstract text available
Text: , completelty static operation and is directly TTL compatible. The package includes on board decoupling , Static Operation. Directly TTL compatible. May be screened in accordance with MIL-STD-883 Pin , bit TTL r o Notes: - 32 200 60 280 mA mA - 101 52 146 79 mA mA , v l/0=ov Note: This parameter is calculated and not measured. ¡aie Semiconductor, Inc., 7420 , * V CC = 5 V ± 1 0 % * Module is tested in 32bit mode. * Output load : 1 TTL gate + 100pF â


OCR Scan
PDF 2S1000-12/15 2S1000 120ns 150ns MIL-STD-883. b3S337T 2S1000LMB-12 128Kx8
ci 7420

Abstract: No abstract text available
Text: Supply Current TTL levels Symbol 'ui > lo Icc32 Test Condition min max 10 40 240 126 69 12 1.2 0.4 2.4 , o C1 N 2 C0U T bBSaaVT z Test Condition > o > h Mosaic Semiconductor, Inc., 7420 Carroll Rd , - V \ A r - ° 1-76V 100pF Mosaic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego , Mosaic Semiconductor» Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel: 619.271.4565 Fax , ., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 5 Tel: 619.271.4565 Fax. 619.271.6058


OCR Scan
PDF PUMA2F4001 150ns, 170nsand 200nsareavailable 128Kx PUMA2F4001-15/17/20 b3S337c 00D24bl PUMA2F4001MB-15 ci 7420
Not Available

Abstract: No abstract text available
Text: Directly TTL compatible common data inputs & outputs. 36 lead JEDEC approved pinout. Common data inputs , : typ This parameter is sampled and not 100% tested. Mosaic Semiconductor, Inc., 7420 Carroll Rd , 100pF * Output load: See Load Diagram *V =5V±10% Mosaic Semiconductor, Inc., 7420 Carroll Rd , Output Active from End of Write ^OW 5 5 6 ns Mosaic Semiconductor, Inc., 7420 Carroll , Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 92121 Tel: 619.271.4565 Fax: 619.271.6058


OCR Scan
PDF MSM8512G-020/025/35 MSM8512G MSM8128 MSM8512GLMB-35 MIL-STD-883 b3S337
Supplyframe Tracking Pixel