The Datasheet Archive

Top Results (1)

Part Manufacturer Description Datasheet Download Buy Part
LM3S5R31-IBA80-C3 Texas Instruments Stellaris Microcontroller 103-NFBGA

Search Stock (5)

  You can filter table by choosing multiple options from dropdownShowing 5 results of 5
Part Manufacturer Supplier Stock Best Price Price Each Buy Part
HSS-103-T-5 Samtec Inc Avnet 0 $0.78 $0.61
SS-103-T-5 Samtec Inc Avnet 0 $0.71 $0.55
SS-103-T-5 Samtec Inc Samtec 0 $0.55 $0.35
SS-103-T-5-A Samtec Inc Avnet 0 $0.65 $0.50
SS-103-T-5A Samtec Inc Samtec 0 $0.50 $0.32

No Results Found

SS-103-T-5 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
Not Available

Abstract:
Text: V7284A-( 103 /10) T-S R E G I RCSO*, RCS2* RAS* C A S *WE* CKEO v ccftk Q l î S T RCSO , Dout = Disable Burst: Length=4, t RC = min for BL=4, tcK = m in- -10 10 HA 103 - , . ÍT T T T T T T T T 1 2 .1 5 0 . 0.250 4a- ' "A " 0.450 0.050 +0.004/-0.003 4.550 (Ref , 3.1 PDC8R V7284A-( 103 /10) T-S P (1) D (2) C (3) 8 (4) R ( 5 ) V (6) 7 2 8 , =2 103 CL=3; tp¡cD=2 10 CL=3; tRCD=3 PC/100) tRP=2 tRP=2 tRP=3 (4) 2 4 8 16 256 512 ( 5


OCR Scan
PDF V7284A 64MByte PC/100 PDC8RV7284A- 64-megabyte 168-pin, F64842B- 64MByte 72-pin 144-pin
Not Available

Abstract:
Text: Revision 1.0 PDC16UV6484A-( 103 /10)T-S SERIAL PD INFORMATION Byte# 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 , Data M anufacturer S pecific Data Open fo r C PQ Use for Read & W rite - 103 S M A R T 'S ID None M , : Length=4, t RQ = min for BL=4, tCK = min. lc c is 10 Operating Current (Average Power Supply Current) 103 , cycle cycle cycle cycle 3 2 3 2 - 103 1 2 0 2 0 2 -10 1 2 0 2 0 2 Notes N otes: 1. 2. 3. 4. 5 . 6. 7 , .) .ÍT T T 1 . 2.150 0.250 0.050 +0.004/-0.003 4.550 (Ref.) 5 .0 1 4 -0.350 J 0.123 Front


OCR Scan
PDF PDC16UV6484A-( 128MByte 16Mx64) PC/100 PDC16UV6484A- 64-megabyte 168-pin, F64842B- 128MByte 1144-pin
2MX8

Abstract:
Text: perate Short Circuit O utput Current Sym bol Ratings -0.5 to +4.6 20.8 0 to +70 -55 t o +125 ± 5 0 Unit V , -DQM2 - D Q M 5 -D Q M 4 -DQM1 - April 1998 Revision 1.0 PDC4 UL6484H-(102/ 103 )T-S DQMO , rite 102 S M A R T 'S ID None 103 103 C ontinuation code M fr S pecific Data P D C 4 U , =3) 102 100 Mhz (CL=2;tRCD=2 t R P = 2 ) 103 100 Mhz (CL=3;tRCD=2 t R P = 2 ) 10 100 Mhz (CL=3;tRCD=3 tRP=3) (4) 2 4 8 16 256 512 ( 5 ) 2M 4M 8M 16M 256K 512K (12) (13) Package of Component T


OCR Scan
PDF UL6484H- 32MByte PC/100 PDC4UL6484H- 32-megabyte 168-pin, F16822D- 32MByte PC/66) 100Mhz 2MX8
Not Available

Abstract:
Text: up to 3-times during t RQ (min), o v < v in < v cc -10 10 HA 103 - 1080 mA 900 , 103 Refresh Current #1 (Average Power Supply Current) 10 bes Auto-refresh; tCK=min, t RC=min, 0 V , -( 103 /10)T-S P DC 8 U V 728 4 B -103T -S (1) (2) (3) (4) ( 5 ) (6) (7) (8) (9) (10) ( 11 ) ( 12 , cP IITSU data sheet March 1998 Revision 2.0 PDC8UV7284B-( 103 /10) T-S 64MByte (8M x 72) CMOS, PC/100 Synchronous DRAM Module General Description The PDC8UV7284B-( 103 /10)T-S is a high


OCR Scan
PDF PDC8UV7284B-( 64MByte PC/100 PDC8UV7284B- 64-megabyte 168-pin, F64842B- 64MByte -10dule 72-pin
Not Available

Abstract:
Text: PDC16UV6484B-( 103 /10)T-S P D C 1 6 U V 6 4 8 4 B - 1 0 3 T -S (1) (2) (3) (4) ( 5 ) (6) (7) (8) (9) (10) (11 , -( 103 /10)T-S SERIAL PD INFORMATION Byte# 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 , Intel Spec Detail for 100Mhz Open for C P Q Use fo r Read & W rite - 103 S M A R T 'S ID None M fr S , (Average Power Supply Current) 103 - Burst: Length=4 (each bank), t RQ = min for BL=4 (each bank , 512 ( 5 ) : : : : : : 2M 4M 8M 16M 256K 512K (12) (13) Package of Component T : TSOP


OCR Scan
PDF PDC16UV6484B-( 128MByte 16Mx64) PC/100 PDC16UV6484B- 64-megabyte 168-pin, MB81F64842B- 128MByte 100Mhz
Not Available

Abstract:
Text: Intel Spec Detail for 100MHz Open fo r C P Q Use fo r Read & W rite - 103 S M A R T 'S ID None M fr S , , 102 CL=2; t RCD=2 103 CL=3; tp¡cD=2 10 CL=3; tRCD=3 PC/100) tRP=2 tRP=2 tRP=3 *1 (2 ) (4) 1 1M 2 4 8 16 256 512 ( 5 ) 2M 4M 8M 16M 256K 512K (12) (13) Package of Component T , cP IITSU data sheet July 1998 Revision 2.1 PDC16RV7244A-( 103 /10)T-S 128MByte (16M x 72) CMOS, PC/100 Synchronous DRAM Module - ECC (Registered) General Description The PDC16RV7244A-( 103 /10


OCR Scan
PDF PDC16RV7244A- 128MByte PC/100 128-megabyte 168-pin, F64442B- 16Mx4 128MByte 100Mhz
Not Available

Abstract:
Text: *AC2 *AC3 tLZ t |HZ2 t |HZ3 'OH ' refi tT 'cK S P Unit - 103 Max. - Min. 15 10 3 3 2 1 - , T 1 - 2 .1 5 0 -0.250 0.050 +0.004/-0.003 4.550 (Ref , D C 1 6 U V 7 2 8 4 C -102 T - S (1) (2) (3) (4) ( 5 ) (6) (7) (8) (9) (10) (11) (12) (13) (1) Memory , ) 102 (4) 103 1 1M 10 (12) (13) CL=2; t RCD=2 tRP=2 CL=3; tp¡cD=2 tRP=2 CL=3; tRCD=3 tRP=3 8 16 256 512 ( 5 ) 2M 4M 8M 16M 256K 512K Package of Component T : TSOP Assembly & Test


OCR Scan
PDF PDC16UV7284C- 128MByte PC/100 64-megabyte 168-pin, F64842C- 128MByte 100Mhz 100Mhz,
Not Available

Abstract:
Text: Ratings -0.5 to +4.6 18.0 0 to +70 -55 t o +125 ± 5 0 Unit V vT Pt T"opr Tstg !os w °c °c mA , Intel Spec Detail for 100MHz Open fo r C P Q Use fo r Read & W rite - 103 S M A R T 'S ID None M fr S , supply current) !c c 4 - 1562 mA o v< vin< v cc Auto-refresh; t CK=min, bcö 103 , , the revision is changed Clock Frequency SDRAM 100Mhz 100 SDRAM-Fast (100Mhz, 102 CL=2; t RCD=2 103 CL , cP IITSU data sheet July 1998 Revision 1.0 PDC16RV7244B-( 103 /10)T-S 128MByte (16M x 72


OCR Scan
PDF PDC16RV7244B- 128MByte PC/100 128-megabyte 168-pin, F64442B- 16Mx4 128MByte 100Mhz
Not Available

Abstract:
Text: - 103 - 103 C ontinuation code M fr S pecific Data P D C 1 6 U V 6 4 8 4 C 1 0 2 T S g i e s , D C 1 6 U V 6 4 8 4 C - 1 0 2 T -S (1) (2) (3) (4) ( 5 ) (6) (7) (8) (9) (10) (11) (12) (13) (1 , /100) 102 (4) 1 103 1M 10 (12) (13) CL=2; t RCD=2 tRP=2 CL=3; tp¡cD=2 tRP=2 CL=3; tRCD=3 tRP=3 2 4 8 16 256 512 ( 5 ) 2M 4M 8M 16M 256K 512K Package of Component T : TSOP , cP IITSU data sheet November 1998 Revision 1.1 PDC16UV6484C-(102/ 103 )T-S 128MByte


OCR Scan
PDF PDC16UV6484C- 128MByte 16Mx64) PC/100 64-megabyte 168-pin, F64842C- 128MByte 100Mhz
Not Available

Abstract:
Text: Write - 103 S M A R T 'S ID None M fr S pecific Data P D C 8 U V 6 4 8 4 B 1 0 3 T S -10 -10 , PDC8UV6484B-( 103 /10) T-S P D C 8 U V 6 4 8 4 B -103T -S (1) (2) (3) (4) ( 5 ) (6) (7) (8) (9) (10) (11) (12 , , PC/100) 102 (4) 1 103 1M 10 CL=2; t RCD=2 t RP= 2 CL=3; tRCD=2 tRp=2 CL=3; tRCD=3 t RP= 3 2 4 8 16 256 512 ( 5 ) 2M 4M 8M 16M 256K 512K (12) (13) Package of Component T , cP IITSU data sheet March 1998 Revision 2.0 PDC8UV6484B-( 103 /10) T-S 64MByte (8M x 64


OCR Scan
PDF PDC8UV6484B-( 64MByte PC/100 PDC8UV6484B- 64-megabyte 168-pin, F64842B- 64MByte 100Mhz 100Mhz,
Not Available

Abstract:
Text: 52h 103 M anufacturer S pecific Data T 54h 104 M anufacturer S pecific Data M , other pins not under test = 0V 0 V < V IN < V cc Dout = Disable 103 Burst: Length=4, t RC = min , (Average Power Supply Current) Burst: Length=4 (each bank), t RQ = min for BL=4 (each bank), 103 = , CK=min, 103 Refresh Current #1 (Average Power Supply Current) b cö 10 mA t RC=min, 0 V , cP IITSU May 1998 Revision 3.0 data sheet PDC8R V7284A -( 103 / 10)T-S 64MByte (8M x


OCR Scan
PDF V7284A 64MByte PC/100 PDC8RV7284A- 64-megabyte 168-pin, F64842B- PC/100)
Not Available

Abstract:
Text: 52h 103 M anufacturer S pecific Data T 54h 104 M anufacturer S pecific Data M , Disable 103 Burst: Length=4, t RC = min for BL=4, 10 tcK = m inOne bank - active, Outputs , Current (Average Power Supply Current) 103 Burst: Length=4 (each bank), t RQ = min for BL=4 (each , Auto-refresh; tCK=min, 103 Refresh Current #1 (Average Power Supply Current) b cö 10 mA t , .) Clock Frequency SDRAM 100Mhz 100 SDRAM-Fast (WOMhz, 102 CL=2; t RCD=2 103 CL=3; tp¡cD=2 10 CL


OCR Scan
PDF V7284A 64MByte PC/100 PDC8RV7284A- 64-megabyte 168-pin, F64842B- 72-pin 144-pin
Not Available

Abstract:
Text: 1998 Revision 2.0 PDC16RV7244-( 103 /10)T-S SERIAL PD INFORMATION Byte# 0 1 2 3 4 5 6 7 8 9 10 11 , ) 103 Burst: Length=4 (each bank), t RQ = min for BL=4 (each bank), tCK = min. 2 banks active, Output , . 1.450 0.250 1.700 2.507 4.550 (Ref.) 5 .0 1 4 -0.350 "A" 40 '41 < t > . 2.150 0.250 8 4 ^ -x , 8 16 256 512 ( 5 ) : : : : : : 2M 4M 8M 16M 256K 512K (12) (13) Package of Component T , cP IITSU data sheet April 1998 Revision 2.0 PDC16R V7244-( 103 /10) T-S 128MByte (16Mx 72


OCR Scan
PDF PDC16R V7244- 128MByte PC/100 PDC16RV7244- 128-megabyte 168-pin, F64442B- 16Mx4 128MByte
Not Available

Abstract:
Text: to +70 -55 t o +125 ± 5 0 Unit V w °c °c mA RECOMMENDED DC OPERATING CONDITIONS ( T a = 0 to +70 °C , 'S ID None 103 103 C ontinuation code M fr S pecific Data P D C 2 U L 7 2 8 4 H 1 0 2 T S , ikroelektronik Gm bH 5 FUJITSU April 1998 Revision 1.0 PDC2UL7284H-(102/ 103 )T-S NOTES 1,2 Value , , Addresses changed up to 3-tim es during t RQ (min), o v < v in < v c c - 5 5 HA lc c is - , c P IITSU data sheet April 1998 Revision 1.0 PDC2UL7284H-(102/ 103 ) T-S 16MByte (2Mx 72


OCR Scan
PDF PDC2UL7284H- 16MByte PC/100 16-megabyte 168-pin, F16822D- PC/66) 100Mhz PC/100)
Not Available

Abstract:
Text: PDC16UV7284B-( 103 /10) T-S SERIAL PD INFORMATION Byte# 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 , FUJITSU Hex Value - 103 7Fh 94h FFh 50h 44h 43h 31 h 36h 55h 56h 37h 32h 38h 34h 42h 1 0 T S None None , -times during t RQ (min), o v < v in < v cc Operating Current (Average Power Supply Current) 103 Burst: Length , cP IITSU data sheet March 1998 Revision 2.0 PDC16UV7284B-( 103 /10)T-S 128MByte (16Mx 72) CMOS, PC/100 Synchronous DRAM Module General Description The PDC16UV7284B-( 103 /10)T-S is a high


OCR Scan
PDF PDC16UV7284B-( 128MByte PC/100 PDC16UV7284B- 64-megabyte 168-pin, F64842B- 128MByte 72-pin 144-pin
Not Available

Abstract:
Text: January 1998 Revision 1.0 PDC16UV7284A-( 103 /10)T-S SERIAL PD INFORMATION Byte# 0 1 2 3 4 5 6 7 8 9 , , Addresses changed up to 3-times during t RQ (min), o v < v in < v cc -20 20 HA 103 - 1350 , 103 Refresh Current #1 (Average Power Supply Current) 10 bcö Auto-refresh; tCK=min, t RC=min, 0 V , 16 256 512 ( 5 ) 2M 4M 8M 16M 256K 512K Package of Component T : TSOP Assembly & Test Site S , cP IITSU data sheet January 1998 Revision 1.0 PDC16UV7284A-( 103 /10) T-S 128MByte (16Mx


OCR Scan
PDF PDC16UV7284A-( 128MByte PC/100 PDC16UV7284A- 64-megabyte 168-pin, F64842B- 128MByte 144-pin 168-pin
Not Available

Abstract:
Text: controls controls DQ0~DQ7 DQ8~DQ15 DQ16~DQ23 DQ24~DQ31 DQ32~DQ39 DQ40~DQ47 DQ48~DQ55 DQ56~DQ63 T h 5 , 128-255 FUJITSU Hex Value - 103 7Fh 94h FFh 50h 44h 43h 38h 55h 56h 36h 34h 38h 34h 41 h 1 0 T S None , Data M anufacturer S pecific Data Open fo r C PQ Use for Read & W rite - 103 S M A R T 'S ID None M , Supply Current) 103 ov t RQ = min for BL=4 (each bank , 103 Refresh Current #1 (Average Power Supply Current) 10 bcö Auto-refresh; tCK=min, t RC=min, 0 V


OCR Scan
PDF PDC8UV6484A-( 64MByte PC/100 PDC8UV6484A- 64-megabyte 168-pin, F64842B- 64MByte 168-pin 200-pin
Not Available

Abstract:
Text: V7284C-(102/ 103 )T-S SERIAL PD INFORMATION Function Supported Byte 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 , SMART'S ID None - 103 - 103 Continuation code Mfr Specific Data P D C 8 R V 7 2 8 4 C 1 0 2 T , 2.507 < t >:rm rrn n . ÍTTTTTTTTT1 2 .1 5 0 . 0.250 Î 0.450 , SDRAM-Fast (WOMhz, 102 CL=2; t RCD=2 103 CL=3; tp¡cD=2 10 CL=3; tRCD=3 PC/100) tRP=2 tRP=2 tRP=3 (4) 2 4 8 16 256 512 ( 5 ) : : : : : : 2M 4M 8M 16M 256K 512K (12) (13) Package of Component T


OCR Scan
PDF V7284C- 64MByte PC/100 PDC8RV7284C- 64-megabyte 168-pin, F64842C- 64MByteunt 72-pin 144-pin
Not Available

Abstract:
Text: 41 h 102 M anufacturer S pecific Data R 52h 103 M anufacturer S pecific Data T , easured between Vm (min) and V|_ (max). 5 . Assum es t RCD is satisfied. 6. t ^ c also , T -S (1) (1) (2) (2) (3) (4) ( 5 ) (6) (7) (8) (9) (10) Memory Type S , cP IITSU May 1998 Revision 1.0 data sheet PDC16UV6484C-(102/ 103 )T-S 128MByte (16Mx64) CMOS, PC/100 Synchronous DRAM Module General Description The PDC16UV6484C-(102/ 103 )T-S is a high


OCR Scan
PDF PDC16UV6484C- 128MByte 16Mx64) PC/100 64-megabyte 168-pin, F64842C- 100Mhz,
Not Available

Abstract:
Text: 3 May 1998 Revision 3.0 PDC8R V7284-( 103 /10)T-S SERIAL PD INFORMATION Byte# 0 1 2 3 4 5 6 , Current) 103 Burst: Length=4 (each bank), t RC = min for BL=4 (each bank), tcK = rnin. 2 banks active , PDC8R V7284-( 103 /10)T-S P D C 8 R V 7 2 84 (1) (2) (3) (4) ( 5 ) (6) (7) (8) (9) (10) (1) Memory Type , 100 100Mhz SDRAM-Fast (100Mhz, PC/100) 102 (4) 103 1 1M 10 (12) (13) CL=2; t , cP IITSU data sheet May 1998 Revision 3.0 PDC8R V7284-( 103 /10) T-S 64MByte (8M x 72


OCR Scan
PDF V7284- 64MByte PC/100 8RV7284- 64-megabyte 168-pin, F64842B- 64MByte 72-pin 144-pin
Not Available

Abstract:
Text: perate Short Circuit O utput Current Sym bol Ratings -0.5 to +4.6 10.4 0 to +70 -55 t o +125 ± 5 0 Unit V , Details O pen fo r C P Q Use fo r Read & W rite 102 S M A R T 'S ID None 103 103 C , Burst: Length=4, t RC = min for BL=4, tc K = - 5 5 HA lc c is m inOne bank- active , =3;tRCD=3 tRP=3) 102 100 Mhz (CL=2;tRG D=2 t R P = 2 ) 103 100 Mhz (CL=3;tRG D=2 t R P = 2 ) 10 100 Mhz , cP IITSU data sheet April 1998 Revision 1.0 PDC2UL6484H-(102/ 103 ) T-S 16MByte (2Mx 64


OCR Scan
PDF PDC2UL6484H- 16MByte PC/100 16-megabyte 168-pin, F16822D- 16MByte PC/66) 100Mhz
Not Available

Abstract:
Text: -55 t o +125 °c Short Circuit O utput Current !os ± 5 0 mA RECOMMENDED DC OPERATING , R 52h 103 M anufacturer S pecific Data T 54h 104 M anufacturer S pecific Data , FUJITSU PDC4UV6414C-(102/ 103 )T-S Ordering Information P DC 4 U V 6 4 1 4 C -102 T -S (1) (1 , cP IITSU September 1998 Revision 1.0 data sheet PDC4 U V6414C-(102/ 103 )T-S 32MByte (4M x 64) CMOS, PC/100 Synchronous DRAM Module General Description The PDC4UV6414C-(102/ 103 )T-S is


OCR Scan
PDF V6414C- 32MByte PC/100 PDC4UV6414C- 32-megabyte 168-pin, F641642C- 4Mx16
Not Available

Abstract:
Text: (min) and V|_ (max). 5 . Assumes tRCD is satisfied. 6. t ^ c also specifies the access time , .) .ÍT T T1 . 2.150 ■0.250 0.050 +0.004/-0.003 4.550 (Ref.) ■5 .0 1 4 -0.350 Front , P D C 1 6 U V 7 2 8 4 C -102 T - S (1) (1) (2) (2) (3) (4) ( 5 ) (6) (7 , Unbuffered R Registered (6) Package of Component T : TSOP (13) ( 5 ) *1 Clock Frequency SDRAM 100Mhz 100 SDRAM-Fast (100Mhz, 102 CL=2; t RCD=2 103 CL=3; tp¡cD=2 10 CL=3; tRCD


OCR Scan
PDF PDC16UV7284C- 128MByte PC/100 64-megabyte 168-pin, F64842C- 100Mhz 100Mhz,
JEP 113

Abstract:
Text: (12) (13) C L = 2 ; t RCD=2 tRP=2 CL=3; tp¡cD=2 tRP=2 C L = 3 ;tRCD=3 tRP=3 8 16 256 512 ( 5 , cP IITSU data sheet April 1998 Revision 1.0 PDC8UV7284C-(102/ 103 ) T-S 64MByte (8M x 72) CMOS, PC/100 Synchronous DRAM Module General Description The PDC8UV7284C-(102/ 103 )T-S is a high , -pin, dual-in-line memory module (DIMM) package. The module utilizes nine Fujitsu MB81 F64842C-(102/ 103 )FN CMOS 8Mx8 , Output Current Symbol Ratings -0.5 to +4.6 9.0 0 to +70 -55 t o +125 ±50 Unit V vT Pt "^opr Tstg !os


OCR Scan
PDF PDC8UV7284C- 64MByte PC/100 64-megabyte 168-pin, F64842C- 64MByte 100Mhz 100Mhz, JEP 113
Not Available

Abstract:
Text: Data A 102 Manufacturer Specific Data R 103 Manufacturer Specific Data T 54h , < V IN< V cc Dout = Disable 103 Burst: Length=4, t RQ = min for BL=4, 10 tcK = minOne , ) ( 5 ) *1 Clock Frequency SDRAM 100Mhz 100 SDRAM-Fast (WOMhz, 102 CL=2; tRCD=2 103 CL , cP IITSU April 1998 Revision 2.0 data sheet PDC8RV7284-( 103 /10) T-S 64MByte (8M x 72) CMOS, PC/100 Synchronous DRAM Module - ECC (Registered) General Description The PDC 8RV7284-( 103 /10


OCR Scan
PDF PDC8RV7284- 64MByte PC/100 8RV7284- 64-megabyte 168-pin, F64842B- 100Mhz
Supplyframe Tracking Pixel