The Datasheet Archive

Top Results (1)

Part Manufacturer Description Datasheet Download Buy Part
US-N300-P Panasonic Electronic Components SENSOR SONIC 300MM 12-24VDC PNP

SONIC-16 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
1995 - TDA 150X

Abstract: 10BASE2 10BASE5 C1995 DP83910A DP83916 DP8392
Text: linked-list buffer management system of SONIC-16 offers maximum flexibility in a variety of environments from PC-oriented adapters to high-speed motherboard designs Furthermore the SONIC-16 integrates a fully-compatible IEEE 802 3 Encoder Decoder (ENDEC) allowing for a simple 2-chip solution for Ethernet when the SONIC-16 is paired with the DP8392 Coaxial Transceiver Interface For increased performance the SONIC-16 , data During reception the SONIC-16 stores packets in the buffer area then indicates receive status


Original
PDF DP83916 16-bit SONIC-16 TDA 150X 10BASE2 10BASE5 C1995 DP83910A DP8392
1995 - sonic g 700 a

Abstract: No abstract text available
Text: must be passed to the SONIC-16's transmit buffer from the system software During transmission the SONIC-16 , DP83916 SONIC-16 Systems-Oriented Network Interface Controller PRELIMINARY November 1995 , system of SONIC-16 offers maximum flexibility in a variety of environments from PC-oriented adapters to high-speed motherboard designs Furthermore the SONIC-16 integrates a fully-compatible IEEE 802 3 Encoder Decoder (ENDEC) allowing for a simple 2-chip solution for Ethernet when the SONIC-16 is paired with the


Original
PDF DP83916 SONIC-16 16-bit DP83932B V132A sonic g 700 a
Not Available

Abstract: No abstract text available
Text: packet from the SONIC-16 , the external transceiver will always loop the packet back to the SONIC-16. , SONIC-16 offers maximum flexibility in a variety o f environ­ ments from PC-oriented adapters to high-speed mother­ board designs. Furthermore, the SONIC-16 integrates a fully-compatible IEEE 802.3 Encoder/Decoder (ENDEC) al­ lowing for a simple 2-chip solution for Ethernet when the SONIC-16 is paired with the DP8392 Coaxial Transceiver Interface. For increased performance, the SONIC-16


OCR Scan
PDF DP83916 DP83916 16-bit SONIC-16 PE64103. L501124
1995 - lt6003 valor

Abstract: valor pm7102 Valor LT6003 rak2 DP83902EB DM74S288 pm7102 AN-855 15pin D-connector TDA 8090
Text: SONIC-16 AND AT9010 REGISTER ACCESS Due to limited PC-AT I O space only eight of the SONIC-16's 64 , and IRC unless the SONIC-16's transmission is valid IR M PACKET RECEPTION When the SONIC-16 , the RICs of the SONIC-16's transmit activity on the Inter-RIC bus If the SONIC-16 does not have , SONIC-16 the DP83916EB-AT board maximizes bus master performance over existing adapter cards First the SONIC-16's highly integrated design eliminates the need for I O mapped or dual port adapter RAM designs


Original
PDF DP83916EB-AT 16-bit DP83916 AT9010 SONIC-16 20-3A lt6003 valor valor pm7102 Valor LT6003 rak2 DP83902EB DM74S288 pm7102 AN-855 15pin D-connector TDA 8090
TDA 1808

Abstract: TDA 1809 ECS MOTHERBOARD pcb CIRCUIT diagram Liming T78 5v RX 3E
Text: the SONIC-16 , the external transceiver will always loop the packet back to the SONIC-16. The SONIC-16 , interface to standard microprocessors. The linked-list buffer management system of SONIC-16 offers maximum , . Furthermore, the SONIC-16 integrates a fully-compatible IEEE 802.3 Encoder/Decoder (ENDEC) allowing for a simple 2-chip solution for Ethernet when the SONIC-16 is paired with the DP8392 Coaxial Transceiver Interface. For increased performance, the SONIC-16 implements a unique buffer management scheme to


OCR Scan
PDF DP83916 16-bit SONIC-16 TL/F/11722-84 PE64103. TL/F/11722-83 SD1124 TDA 1808 TDA 1809 ECS MOTHERBOARD pcb CIRCUIT diagram Liming T78 5v RX 3E
2011 - Not Available

Abstract: No abstract text available
Text: must be passed to the SONIC-16's transmit buffer from the system software During transmission the SONIC-16 , : SNLS089A DP83916 SONIC-16 Systems-Oriented Network Interface Controller PRELIMINARY November 1995 , system of SONIC-16 offers maximum flexibility in a variety of environments from PC-oriented adapters to high-speed motherboard designs Furthermore the SONIC-16 integrates a fully-compatible IEEE 802 3 Encoder Decoder (ENDEC) allowing for a simple 2-chip solution for Ethernet when the SONIC-16 is paired with the


Original
PDF DP83916 DP83916 SNLS089A SONIC-16 16-bit
1996 - 79S381

Abstract: SONIC AN-127 AN127 sonicwatchdog1 79S460
Text: a 32-bit downcounter that is controlled by SONIC's 16 -bit registers, watchdog register1 and , enabling the ST bit in SONIC's control register, and initializing 16 -bit watchdog registers 1 and 2 with , of 16 -bit count in watchdog registers 1 and 2. "timer_stop" function calls the low level , nop lw v0, SONIC_WATCHDOG2(t1) sll v1, 16 addu v1,v1,v0 addu v0,v1,v1 j ra nop .end , "; and source code for R4600-timer/79s460board is located under "/IDTC/timers/ORION-timer". Figures 16


Original
PDF AN-127 20MHz R4600TM 50MHz. 79s381-board, R4600-timer 79s460board SONIC-timer/79s460-board R4600-timer/79s460-board. SONIC-timer/79s460-board 79S381 SONIC AN-127 AN127 sonicwatchdog1 79S460
lcd 162A

Abstract: valor pm7102 RDA 6132 162A LCD pin diagram of lcd 162A dp83922 dwa 108 a sds S2- 5V pm7102 gap cap 1-2kv
Text: 's high-speed 32- and 16 -bit systems. Its system interface operates with a 2-cycle DMA that typically consumes , endian formats ■Integrated IEEE 802.3 ENDEC ■Complete address filtering for up to 16 physical and , Dynamically Adding TDA Descriptors 1.5 Status and Configuration Registers 4.0 SONIC REGISTERS 1.6 Bus , Addressable Memory (CAM): The CAM contains 16 user programmable entries and 1 pre-programmed Broadcast address , ORDERING The SONIC can be programmed to operate with either 32-bit or 16 -bit wide memory. The data width


OCR Scan
PDF DP83932B 16-bit lcd 162A valor pm7102 RDA 6132 162A LCD pin diagram of lcd 162A dp83922 dwa 108 a sds S2- 5V pm7102 gap cap 1-2kv
1995 - ak31

Abstract: Sonic DP83932 D180 C1995 AN-746 A300 A120 11E1 TDA 8090 Sonic Drive
Text: 1 Register Layout The SONIC contains 64 16 -bit registers used for conveying status and control , Register Status and Control Fields 3 Lower 16 -Bit Address Offset 2F Maximum Deferral Timer Count Value Upper Receive Descriptor Address Register Upper 16 -Bit Address Base Current Receive Address Register Lower 16 -Bit Address Offset Upper Receive Resource Address Register Lower 16 -Bit Address Offset Resource Start Address Register Lower 16 -Bit Address Offset Resource End Address


Original
PDF 20-3A ak31 Sonic DP83932 D180 C1995 AN-746 A300 A120 11E1 TDA 8090 Sonic Drive
1994 - 79S381

Abstract: AN-127 sonicwatchdog1
Text: enabling the ST bit in SONIC's control register, and initializing 16 -bit watchdog registers 1 and 2 with , evaluation board). The SONIC has a 32-bit downcounter that is controlled by SONIC's 16 -bit registers , concatenation of 16 -bit count in watchdog registers 1 and 2. "timer_stop" function calls the low level , (t1) sll v1, 16 addu v1,v1,v0 addu v0,v1,v1 j ra nop .end TimerStop printf("elasped time , source code for R4600-timer/79s460board is located under "/IDTC/timers/ORION-timer". Figures 16 and 17


Original
PDF AN-127 16-bit 20MHz R4600 R4600) 79s460-board 50-MHz) 79S381 AN-127 sonicwatchdog1
1995 - tda 800 national

Abstract: Sonic DP83932 "Content Addressable Memory" 11139 AN-745 C1995 DP83932 DP83934
Text: Word Refers to a 16 -bit quantity a double word is a 32-bit quantity Memory Cycle The basic cycle , upper word (Dk31 16l) is not used in 32-bit mode the number of transfers are the same for both 16 , the memory transfer size ( 16 bits or 32 bits) the SONIC will pad the last memory transfer with 1's as , has been configured for 32-bit data wide mode (DB5 e DW e 1) 16 -byte Transmit FIFO threshold , 10 TL F 11139 ­ 16 FIGURE 2-2a Register Read While SONIC is Currently Using the Bus (BMODE e 0


Original
PDF DP83932 tda 800 national Sonic DP83932 "Content Addressable Memory" 11139 AN-745 C1995 DP83934
1995 - schematic diagram memory card adapter

Abstract: computer mother board circuit diagram 68030 Motorola 68030 ethernet transformer Application Note computer mother board circuit diagrams Sonic DP83932 apple 30 pin connector adapter block diagram DP83932
Text: The SE 30 Ethernet adapter operates synchronously with the 16 MHz SE 30 mother board and accesses the necessary transmit and receive buffers directly in the system's main memory via 16 MHz 3 cycle , backplane the SONIC carries out 16 MHz 3 cycle asynchronous DMA which is fully synchronous with the 16 MHz , only the lower 16 data lines (D0 ­ D15) will be valid inputs and outputs during slave accesses A 32 , spite of the fact that internally all SONIC registers are only 16 bits wide This is due to the fact


Original
PDF 32-bit DP83932) schematic diagram memory card adapter computer mother board circuit diagram 68030 Motorola 68030 ethernet transformer Application Note computer mother board circuit diagrams Sonic DP83932 apple 30 pin connector adapter block diagram DP83932
2011 - T120 crystal

Abstract: No abstract text available
Text: today's high-speed 32- and 16 -bit systems Its system interface operates with a high speed DMA that , and little endian formats Integrated IEEE 802 3 ENDEC Complete address filtering for up to 16 physical , (CAM) The CAM contains 16 user programmable entries and 1 pre-programmed Broadcast address entry for , above) 1 3 DATA WIDTH AND BYTE ORDERING The SONIC can be programmed to operate with either 32-bit or 16 , Configuration Register (DCR Section 4 3 2) If the 16 -bit data path is selected data is driven on pins D15­ D0


Original
PDF DP83932C DP83932C-20 DP83932C-25, DP83932C-33 DP83932C-25 DP83932C-33 SNLS074A T120 crystal
ali 3511

Abstract: Sonic DP83932 tda 1512
Text: - and 16 -bit Systems. Its system interface operates with a high speed DMA that typically consumes less , 802.3 ENDEC ■Complete address filtering for up to 16 physical and/or multicast addresses ■32 , and Configuration Registers 4.3.7 Data Configuration Register 2 4.3.8 Transmit Registers 1.6 Bus , SERIALIZER AND TRANSMIT ENGINE RECEIVE FIFO (32 BYTES) 16 0R 32 ■H TRANSMIT FIFO ^ (32 BYTES) BUFFER , reception and self-reception during transmission. Content Addressable Memory (CAM): The CAM contains 16 user


OCR Scan
PDF bSD112M DP83932B 16-bit 27/iH PE64103. tl/f/10492-84 ali 3511 Sonic DP83932 tda 1512
1995 - T120 crystal

Abstract: T55B C1995 DP83910A DP8392 DP83932C-20 T69A
Text: designed to meet the demands of today's high-speed 32- and 16 -bit systems Its system interface operates , for up to 16 physical and or multicast addresses 32-bit general-purpose timer Full-duplex loopback , reception and self-reception during transmission Content Addressable Memory (CAM) The CAM contains 16 user , preamble before enabling the Jam generator (see Preamble Generator above) 16 -Bit Word 15 8 7 0 Byte 1 Byte 0 MSB LSB 32-Bit Long Word 31 24 23 Byte 3 16 Byte 2


Original
PDF DP83932C-20 16-bit T120 crystal T55B C1995 DP83910A DP8392 T69A
cs 1694 eo

Abstract: Intel Ivy Bridge 1694 eo MDT 1692 GD411 CDA 6.0 MC motherboard ecs ali 3511
Text: - and 16 -bit systems. Its system interface operates with a hlgh speed DMA that typlcally consumes less , formats ■Integrated IEEE 802.3 ENDEC ■Complete address filtering for up to 16 physical ard/or , Configuration Register 2 4.3.8 Transmit Registers 1.6 Bus Interface 4.3.9 Receive Registers 1.7 Loopback and , / DECODER 10 Mb/s 0ESERIALIZER AND RECEIVE ENGINE RECEIVE FIFO (32 BYTES) 16 OR 32 "M SERIAUZER AND TRANSMIT , . Content Addressable Memory (CAM): The CAM contains 16 user programmable entries and 1 pre-programmed


OCR Scan
PDF DP83932C-20/25/33 16-bit TL/F/10492-85 PE64103. TL/F/10492-84 b501124 cs 1694 eo Intel Ivy Bridge 1694 eo MDT 1692 GD411 CDA 6.0 MC motherboard ecs ali 3511
1995 - TDA 1512

Abstract: No abstract text available
Text: demands of today's high-speed 32- and 16 -bit systems Its system interface operates with a high speed DMA , and little endian formats Integrated IEEE 802 3 ENDEC Complete address filtering for up to 16 physical , (CAM) The CAM contains 16 user programmable entries and 1 pre-programmed Broadcast address entry for , above) 1 3 DATA WIDTH AND BYTE ORDERING The SONIC can be programmed to operate with either 32-bit or 16 , Configuration Register (DCR Section 4 3 2) If the 16 -bit data path is selected data is driven on pins D15­ D0


Original
PDF DP83932C-20 16-bit DP83932C V132A TDA 1512
1995 - Tda 9032

Abstract: ZC90 tda 800 national zc80 ZC83 DP83932 BCPR Sonic DP83932 DP83932EB-EISA 10BASE2
Text: -bit or 16 -bit EISA or ISA master to interface with any one of 5 different slaves (EISA 32 16 burst 16 non burst ISA 16 8 bit) uct identification ROM Manufacturers provide a configuration file to be , 16 -bit wide I O addresses providing a total I O address range of 64k This is divided into 16 slots , internally by the SONIC Users may monitor these registers The last 16 registers (EISA I O addresses z060H ­ , Selects Preempt Time 55 23 EISA Bus Clocks User Selects (23) Bus Master Data Size 32 16


Original
PDF DP83932 EISA9032 32-bit DP83932 20-3A Tda 9032 ZC90 tda 800 national zc80 ZC83 BCPR Sonic DP83932 DP83932EB-EISA 10BASE2
1995 - DP83932B

Abstract: SONIC DP839EB-ATS DP8391 DP8390 C1995 AN-855 AN-782 74F125 Sonic Drive
Text: ) 212-1181 National Semiconductor (Australia) Pty Ltd Building 16 Business Park Drive Monash Business


Original
PDF DP83950 DP8390) 20-3A DP83932B SONIC DP839EB-ATS DP8391 DP8390 C1995 AN-855 AN-782 74F125 Sonic Drive
1995 - Q SONIC 3

Abstract: PG-DSO36-26 k 3436 transistor PG-DSO-36-26 Sonic Drive
Text: and off individually by a 16 bit serial peripheral interface (SPI). Through this interface also the , _ LD O 3 R3 R2 R1 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 36 35 34 33 32 31 30 29 28 , the control device; serial data transmitted to DI is a 16 bit control word with the Least Significant , 15 R3 16 R2 17 R1 20 21 22 23 24 CC+ CCP SEL Q_LDO2 25, 26 FB/L_IN , Watchdog ref Tracker 5V Tracker 5V Tracker 5V Q_T1 Q_T2 CLK ref Q_T3 CS SPI 16 bit DI


Original
PDF 2V/24V 800mA 500mA 350mA Q SONIC 3 PG-DSO36-26 k 3436 transistor PG-DSO-36-26 Sonic Drive
1996 - Sonic DP83932

Abstract: block diagram of 80386 microprocessor R3051-BASED DP83932 R3051 R3000A DP8392 dp83910 MIPS R3051 "network interface controller"
Text: 16 -bit Ethernet connection for systems that require efficient, high throughput, low power network


Original
PDF R3051TM AN-95 R3051TM 32bit R3051 R3000ATM 32-bit Sonic DP83932 block diagram of 80386 microprocessor R3051-BASED DP83932 R3000A DP8392 dp83910 MIPS R3051 "network interface controller"
1995 - Sonic DP83932

Abstract: AN-748 DP83932 C1995 DP839EB-ATS SONIC national 748 "network interface controller" D-82256
Text: TL F 11142 ­ 15 15 FILENAME isr c TL F 11142 ­ 16 16 TL F 11142 ­ 17 17 , 391-1131931 NSBR BR Fax (55-11) 212-1181 National Semiconductor (Australia) Pty Ltd Building 16


Original
PDF DP839EB-ATS DP839EBATS DP83932 20-3A Sonic DP83932 AN-748 DP83932 C1995 DP839EB-ATS SONIC national 748 "network interface controller" D-82256
1995 - DP83932

Abstract: Sonic DP83932 DP83932EB-EISA AN-859 C1995 tl 017 "network interface controller"
Text: ­ 13 14 TL F 11720 ­ 14 15 TL F 11720 ­ 15 16 TL F 11720 ­ 16 17 TL F , ) 212-1181 National Semiconductor (Australia) Pty Ltd Building 16 Business Park Drive Monash Business


Original
PDF DP83932EB-EISA DP83932EISA DP83932 20-3A Sonic DP83932 AN-859 C1995 tl 017 "network interface controller"
1991 - R3051

Abstract: Sonic DP83932 "network interface controller" 80386 microprocessor functional block diagram R3051-BASED step down transformer figure R3000A DP8392 pin out of 80386 microprocessor DP83932
Text: is intended to provide a high performance 32 or 16 -bit Ethernet connection for systems that require


Original
PDF AN-95 R3051TM R3051TM 32bit R3051 R3000ATM 32-bit Sonic DP83932 "network interface controller" 80386 microprocessor functional block diagram R3051-BASED step down transformer figure R3000A DP8392 pin out of 80386 microprocessor DP83932
2007 - Not Available

Abstract: No abstract text available
Text: drive a current of 17mA each. The trackers can be turned on and off individually by a 16 bit serial , R3 15 22 CCP R2 16 21 C+ R1 17 20 C- GND 18 19 GND , data from the control device; serial data transmitted to DI is a 16 bit control word with the Least , pullup resistor of 10kΩ is required 16 R2 Reset output 2, undervoltage detection for output , Window Watchdog ref CLK ref CS ref SPI 16 bit DI ref DO ref ERR Q_LDO2


Original
PDF 2V/24V 800mA 500mA 350mA
Supplyframe Tracking Pixel