SN74F11 |
|
Texas Instruments
|
Triple 3-input positive-AND gates |
|
Original |
PDF
|
SN74F112 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset |
|
Original |
PDF
|
SN74F112D |
|
Texas Instruments
|
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET |
|
Original |
PDF
|
SN74F112D |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74F112D |
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
|
Scan |
PDF
|
SN74F112D-00 |
|
Texas Instruments
|
SN74F112 - IC F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, FF/Latch |
|
Original |
PDF
|
SN74F112D-00R |
|
Texas Instruments
|
SN74F112 - IC F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, FF/Latch |
|
Original |
PDF
|
SN74F112DE4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset |
|
Original |
PDF
|
SN74F112DE4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74F112DG4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74F112DR |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74F112DR |
|
Texas Instruments
|
Dual Negative Edge Triggered JK Flip-Flop with Preset and Clear |
|
Original |
PDF
|
SN74F112DRE4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74F112DRE4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset |
|
Original |
PDF
|
|
SN74F112DRG4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SOIC 0 to 70 |
|
Original |
PDF
|
SN74F112N |
|
Texas Instruments
|
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET |
|
Original |
PDF
|
SN74F112N |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-PDIP 0 to 70 |
|
Original |
PDF
|
SN74F112N |
|
Unknown
|
Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. |
|
Scan |
PDF
|
SN74F112N-10 |
|
Texas Instruments
|
SN74F112 - IC F/FAST SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16, FF/Latch |
|
Original |
PDF
|
SN74F112NE4 |
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-PDIP 0 to 70 |
|
Original |
PDF
|