The Datasheet Archive

S5N8946 datasheet (18)

Part Manufacturer Description Type PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 1. Overview Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU Description Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 7. Ethernet Controller Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 1. Overview Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 15. Electrical Data Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU Software Guide for S5N8946(ES06) SAR Funtions Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU Convert 14pin to 20pin at JTAG I-F(from ARM Inc.) Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 3. Instruction Set Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 13. I-O port Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 5. Uinifilied Data Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 14. Interrupt Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU Evaluation Board Descriptions Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 6. I Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 2. Programmers Model Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU Programmers Guide Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 4. System Manager Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU Software Guide for S5N8946(ES06) MAC Funtions Original PDF
S5N8946 Samsung Electronics ADSL-CABLE MODEM MCU 15. Electrical Data Original PDF

S5N8946 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
schematic circuit diagram adsl modem board

Abstract:
Text: :7] DATA[7:0] GENERAL I/O PORTS S5N8946's general I/O ports are used for S5N8946 key interrupt , (MCLK) of S5N8946. This clock can be monitored at MCLKO pin as to assign high to CLKOEN(MCKO clock , reset S5N8946. nRESET and nTRST(JTAG Reset signal) is connected. The nRESET signal become active when , S5N8946 EVALUATION BOARD DESCRIPTION SCMDS-MCU BOARD MANUAL SYSTEM OVERVIEW SCMDS-MCU Board supports a code development of SAMSUNG's S5N8946 16/32-bit RISC microcontroller for ADSL and Cable modem


Original
PDF S5N8946 16/32-bit 16-/32-bit 10BaseT 32-bit S5N8946, 0x1000050) schematic circuit diagram adsl modem board D link adsl modem board XTAL 25MHZ samsung lcd monitor service manual usb flash drive circuit diagram MAX232 to rj45 MAX232 pin configuration MAX232 ATM25
D link schematic circuit diagram adsl modem board

Abstract:
Text: S5N8946's general I/O ports are used for S5N8946 key interrupt input and LED status display. The function of , hardware design which uses the S5N8946. It can evaluate the basic operations of the S5N8946 and develope , System Clock Out (MCLKO) MCLKO is the same signal as internal system clock(MCLK) of S5N8946. This clock , to reset S5N8946. nRESET and nTRST(JTAG Reset signal) is logic anded. But, if you want to use , data or a command to S5N8946. Using the HyperTerminal program that is supported by Windows 95, the


Original
PDF S5N8946 32-BIT S5N8946 0x80000000) D link schematic circuit diagram adsl modem board schematic circuit diagram adsl modem board schematic adsl modem board cascade transistor aplication simple cascade transistor aplication MAX232 to rj45 MAX232 KS* I2C driver atomic clock projects
KS24C641

Abstract:
Text: ABOUT SCMDS-EM S5N8946 /S5N8944/S5N8943 SCMDS-EM BOARD USER MANUAL PURPOSE This manual , G.Lite draft -1999 1-2 S5N8946 /S5N8944/S5N8943 ABOUT SCMDS-EM S5N8946 /S5N8944/S5N8943 , disk to flash memory 1-3 ABOUT SCMDS-EM S5N8946 /S5N8944/S5N8943 line attenuation , 1-4 ABOUT SCMDS-EM S5N8946 /S5N8944/S5N8943 COPPERMAGIC CHIPSET SCMDS-EM Board is a , modem using Samsung CopperMagic chipset which is composed of S5N8946 16/32-bit RISC micro-controller


Original
PDF S5N8946/S5N8944/S5N8943 RS-232C 0x1060758 0x314700 0x85061958 0x85062b58 0x85064d58 KS24C641 MAX232 CPE LXT905PC rj11 to usb connection diagram ADAPTER circuit AC TO DC 220V TO 6V LV245 am29lv040 intel max232 SP232ACN download manual de samsung
tag SWITCH

Abstract:
Text: degrade performance. CACHE CONFIGURATION The S5N8946's 2-Kbyte, two-way set-associative instruction/data , S5N8946 ADSL/CABLE MODEM MCU 5 UNIFIED INSTRUCTION/DATA CACHE UNIFIED INSTRUCTION/DATA CACHE OVERVIEW The S5N8946 ADSL/CABLE MODEM MCU has a unified internal 4-Kbyte instruction/data , S5N8946 ADSL/CABLE MODEM MCU 31 30 29 28 27 26 25 11 10 4 3 2 1 0 Tag Address (15 , ) 32 32 Figure 5-1. Memory Configuration for 4-Kbyte Cache 5-2 S5N8946 ADSL/CABLE MODEM MCU


Original
PDF S5N8946 tag SWITCH
0x00C00000

Abstract:
Text: controller for ROM/SRAM and flash memory are also supported. The S5N8946's System Manager includes an , S5N8946 (ADSL/CABLE MODEM MCU) 1 PRODUCT OVERVIEW PRODUCT OVERVIEW INTRODUCTION Samsung's S5N8946 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller solution. The S5N8946 is designed as an integrated Ethernet controller for use in managed communication hubs and routers. The S5N8946 also provides ATM Layer SAR (Segmentation and Reassembly) function with UTOPIA


Original
PDF S5N8946 16/32-bit 0xXXXXXX00 0xD008 0xD00C 0x00C00000 0x7011 diodes IN4148 tutorials 240-QFP-3232
S5N8946

Abstract:
Text: S5N8946 (ADSL/CABLE MODEM MCU) 14 INTERRUPT CONTROLLER INTERRUPT CONTROLLER OVERVIEW The S5N8946 interrupt controller has a total of 18 interrupt sources. Interrupt requests can be , interrupts: a normal interrupt request (IRQ), and a fast interrupt request (FIQ). Therefore all S5N8946 interrupts can be categorized as either IRQ or FIQ. The S5N8946 interrupt controller has an interrupt , mask bit has been set to "0", the interrupt is serviced. 14-1 INTERRUPT CONTROLLER S5N8946


Original
PDF S5N8946 0x402C 0x00000000
data flow model of arm processor

Abstract:
Text: S5N8946 (ADSL/CABLE MODEM MCU) 2 PROGRAMMER S MODEL PROGRAMMERS MODEL OVERVIEW S5N8946 , being stored either in Big-Endian or Little-Endian formats. 2-1 PROGRAMMER S MODEL S5N8946 , . Little-Endian Addresses of Bytes Words 2-2 S5N8946 (ADSL/CABLE MODEM MCU) PROGRAMMER S MODEL , PROGRAMMER S MODEL S5N8946 (ADSL/CABLE MODEM MCU) REGISTERS ARM7TDMI has a total of 37 registers , have a private stack pointer and link registers. 2-4 S5N8946 (ADSL/CABLE MODEM MCU) PROGRAMMER


Original
PDF S5N8946 32-bit, 16-bit, data flow model of arm processor KS32C6200 R12-R0 spsrs
ldr datasheet

Abstract:
Text: S5N8946 (ADSL/CABLE MODEM MCU) 3 ARM INSTRUCTION SET INSTRUCTION SET INSTRUCTION SET , ARM INSTRUCTION SET S5N8946 (ADSL/CABLE MODEM MCU) INSTRUCTION SUMMARY Table 3-1. The ARM , S5N8946 (ADSL/CABLE MODEM MCU) ARM INSTRUCTION SET Table 3-1. The ARM Instruction Set (Continued , bits CPSR flags: = Rn AND Op2 3-3 ARM INSTRUCTION SET S5N8946 (ADSL/CABLE MODEM MCU) THE , (Ignored) Always S5N8946 (ADSL/CABLE MODEM MCU) ARM INSTRUCTION SET BRANCH AND EXCHANGE (BX


Original
PDF S5N8946 udiv10 ldr datasheet ARM instruction set bpl modem 8 bit modified booth multipliers CODE16 KS32C6200
0xF008

Abstract:
Text: I2C BUS CONTROLLER S5N8946 (ADSL/CABLE MODEM MCU) 6 I2C BUS CONTROLLER OVERVIEW The S5N8946s internal IC bus (I2C-bus) controller has the following important features: - It requires only , 6-1 shows a block diagram of the S5N8946 I2C-bus controller SDA Data Control SCL SCL , register (IICCON) Figure 6-1. I2C BUS Block Diagram 6-1 I2C BUS CONTROLLER S5N8946 (ADSL/CABLE MODEM MCU) FUNCTIONAL DESCRIPTION The S5N8946 I2C bus controller is the master of the serial I2C-bus


Original
PDF S5N8946 S5N8946s 0xf00c 0x00000000 16-bit 0xF008 all ic data high level block diagram for i2c controller
ADSL Modem circuit diagram

Abstract:
Text: the S5N8946's external memory interface pins. In addition, the S5N8946 can access slow external , and data buses inside the chip. The S5N8946's internal function blocks, or external devices, can , the external bus acknowledge signal is active, the S5N8946's memory interface signals go to , registers. These registers correspond to the up to four external I/O banks that are supported by S5N8946. , 4-9). These registers correspond to the up to six ROM/SRAM/Flash banks that are supported by S5N8946.


Original
PDF S5N8946 S5N8946 ADSL Modem circuit diagram ADSL MODEM PROGRAMMING 100-pin dimm KMM330S104CT
0xA0000

Abstract:
Text: S5N8946 PROGRAMMER'S GUIDE ABOUT EVALUATION BOARD APPENDIX OF SAR Packet Transmit 1 , the Packet, it can be used with interrupt mode or polling mode. Existed S5N8946 SAR S/W Guide , Clock : MainClock/4 (50MHz/4 = 12.5MHz) Tip : QoS must to be UBR. S5N8946 PROGRAMMER'S GUIDE , ) continue; else break; } } S5N8946 PROGRAMMER'S GUIDE ABOUT EVALUATION BOARD // Sar Tx Over , )PktChain | ADRVALID); Write_SARreg(nSAR_TXREADY2, (ULONG)LastPktDescPtr | ADRVALID); } S5N8946


Original
PDF S5N8946 0xA0000
edge-detection

Abstract:
Text: S5N8946 (ADSL/CABLE MODEM MCU) 13 I/O PORTS I/O PORTS OVERVIEW The S5N8946 has 18 , /O Port Function Diagram 13-1 I/O PORTS S5N8946 (ADSL/CABLE MODEM MCU) I/O PORT SPECIAL , for port 17 0 = Input 1 = Output Figure 13-2. I/O Port Mode Register (IOPMOD) 13-2 S5N8946 , , S5N8946 provides 3-tap filtering. If the input signal levels are same for the three system clock periods , S5N8946 (ADSL/CABLE MODEM MCU) 30 29 28 27 26 25 23 22 20 19 T D D D D O A A R R E K K Q


Original
PDF S5N8946 edge-detection adsl modem ADSL Modem circuit diagram internal diagram of external edge modem edge-detection* circuit diagram
mechanical

Abstract:
Text: S5N8946 (ADSL/CABLE MODEM MCU) 16 MECHANICAL DATA MECHANICAL DATA OVERVIEW This section describes the mechanical data for the S5N8946's 240-pin QFP package. Figure 16-1. 240-QFP-3232 Package Dimensions 16-1 MECHANICAL DATA S5N8946 (ADSL/CABLE MODEM MCU) NOTES 16-2 Samsung Electronics


Original
PDF S5N8946 240-pin 240-QFP-3232 mechanical
16X10

Abstract:
Text: S5N8946 (ADSL/CABLE MODEM MCU) 7 ETHERNET CONTROLLER ETHERNET CONTROLLER OVERVIEW The S5N8946 has an Ethernet controller which operates at either 10-Mbits per second in half-duplex or , CONTROLLER S5N8946 (ADSL/CABLE MODEM MCU) PHYSICAL LAYER BDMA+SBUS I/F BDMA Tx Buffer Controller , D I S5N8946 (ADSL/CABLE MODEM MCU) ETHERNET CONTROLLER FEATURES AND BENEFITS The most important features and benefits of the S5N8946 ethernet controller are as follows: - Cost-effective


Original
PDF S5N8946 10-Mbits 16X10
S5N8946

Abstract:
Text: S5N8946 (ADSL/CABLE MODEM MCU) 15 ELECTRICAL DATA ELECTRICAL DATA OVERVIEW This chapter describes the S5N8946 electrical data. ABSOLUTE MAXIMUM RATINGS Table 15-1. Absolute Maximum Ratings , /VDDA ) be powered from the same source to avoid power latch-up. 15-1 ELECTRICAL DATA S5N8946 , . 15-2 µA 10 µA 230 mA S5N8946 (ADSL/CABLE MODEM MCU) ELECTRICAL DATA 15-3 ELECTRICAL DATA S5N8946 (ADSL/CABLE MODEM MCU) Table 15-4. A.C Electrical Characteristics (TA = 0 to 70


Original
PDF S5N8946
schematic adsl modem board

Abstract:
Text: S5N8946 ADSL/Cable Modem MCU USER's MANUAL May 14, 2001 Rev 1.1 SAMSUNG Electronics Co., LTD. IMPORTANT NOTICE SAMSUNG reserves the right to make changes to its products or to , . 3-65 ii MCU) S5N8946 (ADSL/Cable Modem FORMAT 1: MOVE SHIFTED REGISTER , . 7-55 iv MCU) S5N8946 (ADSL/Cable Modem Receive Frame Timing With/Without Error , .11-14 vi MCU) S5N8946 (ADSL/Cable Modem Chapter 12 32-Bit Timers OVERVIEW


Original
PDF S5N8946 KS8946 schematic adsl modem board schematic circuit adsl modem board DRAM Controller adsl modem board branch conditional unconditional instruction mrc 441 Mull S5N8946 SNDS100
ARMv5

Abstract:
Text: USB Slave S3C2410 S3C2440 S5N8946 Mimagic1 ARM920T ARM920T ARM7TDMI ARM720T Mimagic3


Original
PDF ARM1022E ARM926EJ ARM10EJ ARM720T ARM920T AT91F4016 AT91FR4081 SAA7750 PNX0101 PNX0102 ARMv5 pnx0102 PNX0101 ARMv6 telechips Mimagic3 VWS22100 S3C2440 TCC722 samsung s3c2440 arm920t
mac programmer

Abstract:
Text: S5N8946 PROGRAMMER' S GUIDE ETHERNET MAC APPENDIX OF MAC Recommended Values For BDMA Configuration Registers When you initialize the registers for BDMA, values below are recommanded. 1. BDMA Rx burst size ( BDMARXCON[4:0]) as 0. 2. BDMA Receive frame Maximum size (BDMARXLSZ[15:0]) as bigger than 1514. (1536 is recommanded) Using MAC Rx Interrupt instead of BDMA Rx Interrupt when reiceving packets To make sure of the interrupt after BDMA receives packets and finish updating all the Rx


Original
PDF S5N8946 mac programmer
2001 - "samsung confidential"

Abstract:
Text: Performance Operation condition Package Page : 5 S5N8946 Only one mode S5N8947 Two modes are , Cache 3.3V 1.8V 240 QFP 208 LQFP Table 1 S5N8946 vs. S5N8947 DSL Group SAMSUNG ELECTRONICS


Original
PDF S5N8947 S5N8947 208-pin 208-LQFP-2828 "samsung confidential" 0x00C00000 S5N8946 UBRS
2002 - interfacing ADC with 8086 microprocessor

Abstract:
Text: S5N8947 has been fully verified in Samsung's state-of-the-art ASIC test environment. Table 1-1. S5N8946 vs. S5N8947 Item Architecture S5N8946 S5N8947 Only one mode: 10Base-T + SAR + USB Two


Original
PDF S5N8947 16/32-bit 10/100Mbps interfacing ADC with 8086 microprocessor teaklite 3 instruction opcode MC86000 mc8600 0.18-um CMOS Flash technology 8086-bus DRAM 4416 I8086 teaklite LQPF 208 Package
Supplyframe Tracking Pixel