The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC1064-1ACJ Linear Technology 50KHZ CLOCK SWEEPABLE CAUER FILT
LTC1063CSW Linear Technology LTC1063 - DC Accurate, Clock-Tunable 5th Order Butterworth Lowpass Filter; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
LTC1068-25IG Linear Technology LTC1068 - Clock-Tunable, Quad Second Order, Filter Building Blocks; Package: SSOP; Pins: 28; Temperature Range: -40°C to 85°C
LTC1064-1ACN#PBF Linear Technology LTC1064-1 - Low Noise, 8th Order, Clock Sweepable Elliptic Lowpass Filter; Package: PDIP; Pins: 14; Temperature Range: 0°C to 70°C
LTC1064-4CN#PBF Linear Technology LTC1064-4 - Low Noise, 8th Order, Clock Sweepable Cauer Lowpass Filter; Package: PDIP; Pins: 14; Temperature Range: 0°C to 70°C
LTC1065CSW#PBF Linear Technology LTC1065 - DC Accurate, Clock-Tunable Linear Phase 5th Order Bessel Lowpass Filter; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C

S-R flip flop clock Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
Not Available

Abstract: No abstract text available
Text: buffer register and resets the SR flip flop . CLOCK : Input Mode: This input strobes data into the buffer when it is activated (high) and sets the SR flip flop (SR = 0) while latching data on its negative , from the peripheral into the 8 bit buffer register by a logic high on the Clock signal input; the negative clock transition sets the service request flip flop low (SR = 0) and latches data. When the CS1 , request flip flop . The 1852 operates over a 4—10.5 voltage range while the 1852C operates over a


OCR Scan
PDF H1852 H1852C
2012 - sr flip flop

Abstract: S-R flip flop clock high frequency flip flop
Text: PSoC CreatorTM Component Datasheet ® SR Flip Flop 1.0 Features Clocked for safe use in synchronous circuits. Configurable width for array of SR Flip Flops. General Description The SR Flip Flop stores a digital value that can be set or reset. When to Use an SR Flip Flop Use the SR Flip Flop to , connections for the SR Flip Flop . s ­ Input This input sets the output (to logic high `1'). The output , , 2012 SR Flip Flop PSoC CreatorTM Component Datasheet ® Component Parameters Drag a Toggle


Original
PDF
2012 - 4 input d flip flop

Abstract: D Flip Flops D flip flop "D Flip Flops"
Text: PSoC CreatorTM Component Datasheet ® D Flip Flop 1.30 Features Asynchronous reset or , Description The D Flip Flop stores a digital value. When to Use a D Flip Flop Use the D Flip Flop to , connections for the D Flip Flop . An asterisk (*) in the list of I/Os states that the I/O may be hidden on the , 95134-1709 · 408-943-2600 Document Number: 001-84971 Rev. * Revised December 3, 2012 D Flip Flop PSoC , Output The stored value of the D Flip Flop . Component Parameters Drag a D Flip Flop onto your design


Original
PDF
2012 - D Flip Flops

Abstract: No abstract text available
Text: Revised June 20, 2012 D Flip Flop PSoC CreatorTM Component Datasheet ® of the clock signal , to ArrayWidth. All D Flip Flop components in the same PLD must have the same clock signal for , PSoC CreatorTM Component Datasheet ® D Flip Flop 1.20 Features Asynchronous reset or , width General Description The D Flip Flop stores a digital value. When to Use a D Flip Flop Use the D Flip Flop to implement sequential logic. Input/Output Connections This section describes the


Original
PDF
asynchronous 4bit up down counter using jk flip flop

Abstract: counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder 74169 SYNCHRONOUS 4-BIT BINARY COUNTER counter 74169 MH 74151
Text: D-type latch 3 (2) 93 L205 D-type latch with reset 4 (2) D-type flip flops 94 DFF D-type flip flop 6 (3) 95 DFR D-type flip flop with reset 8 (3) 96 F112 D-type flip flop with reset 7 (3) 97 F113 D-type flip flop with set 7 (3) 98 DF D-type flip flop with set/reset 9 (3) 99 F114 D-type flip flop with set/reset 8 (3) 100 F115 D-type flip flop with reset 7 (3) 101 F116 D-type flip flop with set 7 (3) 102 DF1 D-type flip flop with set/reset 8 (3) 103 F121 D-type flip flop 6 (4) 104 F125


OCR Scan
PDF MSM70V000 MSM70V000, asynchronous 4bit up down counter using jk flip flop counter 74168 Multiplexer 74152 3-8 decoder 74138 synchronous counter using 4 flip flip 74183 alu 7444 series Excess-3-gray code to Decimal decoder 74169 SYNCHRONOUS 4-BIT BINARY COUNTER counter 74169 MH 74151
counter 74168

Abstract: 3-8 decoder 74138 counter 74169 Multiplexer 74152 74183 adder 74381 alu 74169 binary counter 74175 flip flops 74151 8 by 1 Multiplexer flip flop 74379
Text: 3 (2) 93 L205 D-type latch with reset 4 (2) D-type flip flops 94 DFF D-type flip flop 6 (3) 95 DFR D-type flip flop with reset 8 (3) 96 F112 D-type flip flop with reset 7 (3) 97 F1 13 D-type flip flop with set 7 (3) 98 DF D-type flip flop with set/reset 9 (3) 99 F114 D-type flip flop with set/reset 8 (3) 100 F115 D-type flip flop with reset 7 (3) 101 F116 D-type flip flop with set 7 (3) 102 DF 1 D-type flip flop with set/reset 8 (3) 103 F121 D-type flip flop 6 (4) 104 F125 D-type


OCR Scan
PDF MSM70V000 MSM70V000, counter 74168 3-8 decoder 74138 counter 74169 Multiplexer 74152 74183 adder 74381 alu 74169 binary counter 74175 flip flops 74151 8 by 1 Multiplexer flip flop 74379
74139 for bcd to excess 3 code

Abstract: design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 alu 74381 jk flip flop to d flip flop conversion 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder
Text: L205 D-type latch with reset 4 (2) D-type flip flops 94 DFF D-type flip flop 6 (3) 95 DFR D-type flip flop with reset 8 (3) 96 F112 D-type flip flop with reset 7 (3) 97 F113 D-type flip flop with set 7 (3) 98 DF D-type flip flop with set/reset 9 (3) 99 F114 D-type flip flop with set/reset 8 (3) 100 F115 D-type flip flop with reset 7 (3) 101 F116 D-type flip flop with sit 7 (3) 102 DF1 D-type flip flop with set /reset 8 (3) 103 F121 D-type flip flop 6 (4) 104 F125 D-type flip flop with


OCR Scan
PDF MSM70H000 MSM70H000, 74139 for bcd to excess 3 code design a bcd counter using jk flip flop ttl 74118 priority encoder 74148 alu 74381 jk flip flop to d flip flop conversion 74541 buffer design excess 3 counter using 74161 two 3 to 8 decoders 74138 7444 series Excess-3-gray code to Decimal decoder
sr flip flop pin diagram

Abstract: sr flip flop Hughes newport latching flip flop
Text: buffer reglster by a logie high on the Clock signal input; the negative clock transition sets the service request flip flop low (SR = 0) and latches data. When the CS1 and CS2 signais are enabled, the data , the port's register (DO O-DO 7) and service request flip flop . The 1852 operates over a 4—10.5 , and resets the SR flip f lop. CLOCK : Input Mode: This input strobes data into the buffer when it is activated (high) and sets the SR flip flop (SR = 0} while latching data on its negative transition. Output


OCR Scan
PDF
priority encoder 74148

Abstract: priority encoder 74147 shift register 7495 msm7200 MSM7000 alu 74381 msm7500 74150 demultiplexer MSM72000 multiplexers 74 LS 150
Text: 146 D2N Internal invert driver-2 4 50 3.4 1-47 D3N Internal invert driver-3 7 70 33 Flip flop 1-48 DLT D-type latch with reset 4 8 55 1-49 DFF D-type flip flop 6 8 5.6/7.2 <*2) 1-50 DFR D-type flip flop with reset 8 8 6 2/7.7 (*2) 1-51 DF D-type flip flop with set/reset 9 8 7 2/8.4 (*2) 1-52 JKFF J-K flip flop 10 8 6.3/7.3 1*2) Note: »1 tpd = (tpLH + tPHL)/2, Vdd = 5V, Ta = 25°C, FO = 3,li = , ) Maximum No. of fan-out Delay time tpd (ns) (*1> Flip flop 1-53 JKFR J-K flip flop with reset _ 11 8 6.9


OCR Scan
PDF MSM70000 MSM71000, MSM72000, MSM71000 MSM74000] MSM75000] priority encoder 74148 priority encoder 74147 shift register 7495 msm7200 MSM7000 alu 74381 msm7500 74150 demultiplexer MSM72000 multiplexers 74 LS 150
74169 SYNCHRONOUS 4-BIT BINARY COUNTER

Abstract: 74139 demultiplexer 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74151 pin diagram 41 multiplexer 74153 JK Shift Register 74195 Multiplexer 74153 bcd counter using j-k flip flop diagram CI 74138
Text: Flip Flop with Reset D-Type Flip Flop with Set/Reset J-K Flip Flop with Reset J-K Flip Flop with Set/R eset Toggle Flip Flop with Reset Dual Inverter Dual 2-Input NAND Dual 3-Input NAND Dual 4-Input NAND Dual 2-Input NOR Dual 3-Input NOR Dual 4-Input NOR Dual S-R Type Latch Dual D-Type Flip Flop with Reset , /Up Mode Control Synchronous BCD Up/Down Dual Clock Counter with Clear Synchronous 4-Bit Binary Up/Down Dual Clock Counter with Clear 4-Bit Bidirectional Universal Shift Register 4-Bit Parallel-Access


OCR Scan
PDF MSM60300, MSM60700, MSM61000 MSM61000 74169 SYNCHRONOUS 4-BIT BINARY COUNTER 74139 demultiplexer 3-8 decoder 74138 pin diagram 3-8 decoder 74138 CI 74151 pin diagram 41 multiplexer 74153 JK Shift Register 74195 Multiplexer 74153 bcd counter using j-k flip flop diagram CI 74138
logos 4012B

Abstract: 1LB553 Rauland ETS-003 Silec Semiconductors MCP 7833 4057A transistor sr52 74c912 74S485 1TK552
Text: No file text available


OCR Scan
PDF TDA1510 TDA1510A logos 4012B 1LB553 Rauland ETS-003 Silec Semiconductors MCP 7833 4057A transistor sr52 74c912 74S485 1TK552
siemens master drive circuit diagram

Abstract: SR flip flop IC toshiba tc110g TC110G jk flip flop to d flip flop conversion JK flip flop IC SC11C1 programmable slew rate control IO siemens Nand gate SR flip flop IC pin diagram
Text: Primitive Cells (Cont.) Name Flip Flop FD1x FD1SX FD2x FD2Sx FD3x FD3SX FD4x FD4Sx FJK1X FJKISx FJK2X , D-Flip flop D-flip flop with scan D-flip flop with clear D-flip flop with clear/scan D-flip flop with preset/clear D-flip flop with preset/clear and scan D-flip flop with preset D-flip flop with preset/scan J-K flip flop J-K flip flop with scan J-K flip flop with clear J-K flip flop with clear/scan J-K flip flop with preset/clear J-K flip flop with preset/clear and scan Toggle flip flop with clear Toggle flip


OCR Scan
PDF TC110G M33S004 siemens master drive circuit diagram SR flip flop IC toshiba tc110g jk flip flop to d flip flop conversion JK flip flop IC SC11C1 programmable slew rate control IO siemens Nand gate SR flip flop IC pin diagram
74139 demultiplexer

Abstract: 74169 SYNCHRONOUS 4-BIT BINARY COUNTER pin diagram 41 multiplexer 74153 3-8 decoder 74138 pin diagram bcd counter using j-k flip flop diagram pin diagram priority decoder 74148 CI 74151 74165 block diagram 74181 74175 clock 74151 demultiplexer
Text: Reset 2 8 41 DFR D-Type Flip Flop with Reset 4 8 42 DF D-Type Flip Flop with Set/Reset 5 8 43 JKFR J-K Flip Flop with Reset 6 8 44 JKF J-K Rip Flop with Set/Reset 7 8 45 TFR Toggle Flip Flop with , -lnput NOR 2 3 53 LT2 Dual S-R Type Latch 3 8 54 DFR2 Dual D-Type Flip Flop with Reset 8 8 55 2AD2 Dual 2 , 31 74193 Synchronous 4-Bit Binary Up/Down Dual Clock Counter with Clear (0193) 46 32 74194 4 , B1 Clock Buffer-1 (Invert) 1 10 63 B2 Clock Buffer-2 (Through) 1 20 64 B3 Clock Buffer-3 (Through


OCR Scan
PDF MSM60300, MSM60700, MSM61000 MSM60300. MSM60700. MSMC0300 MSM60700 MSM61000 74139 demultiplexer 74169 SYNCHRONOUS 4-BIT BINARY COUNTER pin diagram 41 multiplexer 74153 3-8 decoder 74138 pin diagram bcd counter using j-k flip flop diagram pin diagram priority decoder 74148 CI 74151 74165 block diagram 74181 74175 clock 74151 demultiplexer
1996 - CBU34

Abstract: SRR38 bar code reader CBU44 S-R flip flop clock MUX22 CBU42 Umux
Text: 0869 9 Bar Code Reader Figure 10. CNTTC Detector Circuitry Toggle Flip Flop SAMPLE D0 SMCLK Q0 CNTS CLK CD Edge "D" Flip Flop SAMPLE D0 CNTS SMCLK Q0 CLK , DIN2 Bar Code Reader Figure 11. Edge Detector Circuitry "D" Flip Flop "D" Flip Flop DIN , SMCLK LASTHALF D0 K0 Q0 FJK21 LASTHALF CLK "D" Flip Flop D0 SECOND_HALF , Flip Flop to store the lower 4 bits of the bar's width FD24 ([C0.C3]), [L0.L3], LATCH, RST


Original
PDF 12-digit CBU34 SRR38 bar code reader CBU44 S-R flip flop clock MUX22 CBU42 Umux
S-R flip flop clock

Abstract: sr flip flop PIN DIAGRAM
Text: exception of Syn chronous Reset. Parallel load inputs and flip -flo p outputs are m ultiplexed to m inim ize pin count. Separate inputs and outputs are provided fo r flip - flop s Qo and Q7 to allow easy , D-type flip - flop s and the interstage logic necessary to perform synchronous reset, shift left, shift , modes are activated on the LO W -to-HIG H transition of the Clock . T-T so [ 7 O l i [2 ö l2 [ä l/O , /O7 DESCRIPTION Clock Pulse Input (Active Rising Edge) Serial Data Input fo r Right Shift Serial Data


OCR Scan
PDF 54LS/74LS323 54/74LS S-R flip flop clock sr flip flop PIN DIAGRAM
1999 - bar code reader

Abstract: 8 shift register by using D flip-flop Umux MUX22
Text: Circuitry Toggle Flip Flop SAMPLE D0 SMCLK Q0 CNTS CLK CD Edge "D" Flip Flop , "D" Flip Flop "D" Flip Flop DIN D0 Q0 DIN1 SMCLK Q0 CLK CLK RST RST , "D" Flip Flop D0 SECOND_HALF SECOND_HALF LATCH CLK CD RST LCHAR LHK , , GND)]; END; SYM GLB A4 1; // This is the Flip Flop to store the lower 4 bits of the bar's width FD24 ([C0.C3]), [L0.L3], LATCH, RST); END; SYM GLB A5 1; // This is the Flip Flop to store


Original
PDF 12-digit bar code reader 8 shift register by using D flip-flop Umux MUX22
2000 - SRR38

Abstract: CBU34 CBU44 bar code reader FD-24 MUX22
Text: Bar Code Reader Figure 10. CNTTC Detector Circuitry Toggle Flip Flop SAMPLE D0 Q0 CNTS SMCLK CLK CD Edge "D" Flip Flop SAMPLE CNTS D0 Q0 DIN2 SMCLK CLK RST 0870 , Figure 11. Edge Detector Circuitry "D" Flip Flop "D" Flip Flop DIN D0 Q0 DIN1 D0 , LASTHALF D0 Q0 LHK K0 FJK21 LASTHALF SMCLK CLK "D" Flip Flop D0 SECOND_HALF , 1; // FD21 END; This is the Flip Flop to store the MSB of the bar's width (C8, VCC, LATCH, RST


Original
PDF 12-digit SRR38 CBU34 CBU44 bar code reader FD-24 MUX22
sr flip flop IC

Abstract: No abstract text available
Text: Hi-Z Flip-Flop outputs app ear on I/O lines A syn chro nous reset fo r all flip - flop s S ynchro nous reset for all flip - flop s Parallel load all flip - flop s Hold Hold (TC held high) C ount up C o unt dow , , are initiated by the rising edge of the clock . TC output is not recommended for use as a clock or , level X = D on't care T = Low-to-High clock transition (not LL) = CS and PE should never both be low


OCR Scan
PDF MC74F579 MC74F579 sr flip flop IC
mcc950

Abstract: MCC949 MCC931 MCC930 MCC832 MCC831 MCC830 MCC1741C MC1741CP1 MC1741C
Text: B93 60x60 MCC851 MCC951 Monostable Multivibrator 29H 55x55 MCC852 MCC952 Dual J-K Flip Flop (common Clock and CD) 45 N 60x62 MCC853 MCC953 Dual J-K Flip Flop (Separate Clock and SD) 45N 60x62 MCC855 MCC955 Dual J-K Flip Flop (2K Pullup Resistor) 45N 60x62 MCC856 MCC956 Dual J-K Flip Flop (2K Pullup


OCR Scan
PDF s46x48 MCC1811 MCC1911 46x48 MCC1812 MCC1912 48x53 MCC1813 MCC1913 74x57 mcc950 MCC949 MCC931 MCC930 MCC832 MCC831 MCC830 MCC1741C MC1741CP1 MC1741C
1996 - bar code reader

Abstract: uPC 251
Text: Flop SAMPLE D0 SMCLK Q0 CNTS CLK CD Edge "D" Flip Flop SAMPLE D0 CNTS , Circuitry "D" Flip Flop "D" Flip Flop DIN D0 Q0 DIN1 SMCLK D0 Q0 DIN2 CLK , K0 Q0 FJK21 LASTHALF CLK "D" Flip Flop D0 SECOND_HALF SECOND_HALF LATCH , , CNTLD, CNTTC, START, IDLE, GND)]; END; SYM GLB A4 1; // This is the Flip Flop to store the lower 4 , ; // This is the Flip Flop to store the upper 4 bits of the bar's width FD24 ([C4.C7]), [L4.L7


Original
PDF 12-digit bar code reader uPC 251
crc-16 implementation

Abstract: toggle type flip flop ic
Text: 10G024 10G024K Quad D Flip Flop with XOR Inputs 1.9 GHz Clock Rate 10G PicoLogicTM Family_ FEATURES , , and is latched into the flip flop by the rising edge of either the Individual clock inputs (CLK0-CLK3 , disabled by setting the unused clock input(s) low. The current state of each flip flop is maintained in , MUX select or XOR gate inputs Individual flip flop clock inputs Common clock input to all four flip , quad D-type flip flop with XOR gate or 2:1 MUX data inputs (D0A-D3A, D0B-D3B). When the DA and DB


OCR Scan
PDF QQ00405 10G024 10G024K 10G024K) 10G061 050P3 crc-16 implementation toggle type flip flop ic
1997 - bar code reader

Abstract: OR11 SR2A0 ispcode
Text: 0869 9 Bar Code Reader Figure 10. CNTTC Detector Circuitry Toggle Flip Flop SAMPLE D0 SMCLK Q0 CNTS CLK CD Edge "D" Flip Flop SAMPLE D0 CNTS SMCLK Q0 CLK , DIN2 Bar Code Reader Figure 11. Edge Detector Circuitry "D" Flip Flop "D" Flip Flop DIN , SMCLK LASTHALF D0 K0 Q0 FJK21 LASTHALF CLK "D" Flip Flop D0 SECOND_HALF , Flip Flop to store the lower 4 bits of the bar's width FD24 ([C0.C3]), [L0.L3], LATCH, RST


Original
PDF 12-digit bar code reader OR11 SR2A0 ispcode
function of latch ic 74373

Abstract: full adder using ic 74138 pins and their function in ic 74163 encoder IC 74147 74373 cmos dual s-r latch 74541 buffer 74373 latch ic sn 74373 MSM7000 ic 74153 Multiplexer pin connection
Text: 1-54 Flip flop 1-55 1-56 1-57 1-58 1-59 Others 1-60 1-61 1-62 Internai tri-state driver 1-63 1-64 1-65 , LDF J-K flip flop with reset _ J-K flip flop w ith set/reset Toggle flip flow with enable/reset Toggle flip flop with enable/set/reset Toggle flip flop with reset 2-input N A N D driver gate 2-input A , tristate bus driver-2 Internal tristate bus driver-3 Bus hold-1 D-type flip flop with reset and L S S D D-type flip flop with set/reset and L S S D J-K flip flop with reset and LSSD J-K flip flop with set


OCR Scan
PDF MSM70000 MSIW71000 MSM74000] function of latch ic 74373 full adder using ic 74138 pins and their function in ic 74163 encoder IC 74147 74373 cmos dual s-r latch 74541 buffer 74373 latch ic sn 74373 MSM7000 ic 74153 Multiplexer pin connection
SR flip flop IC

Abstract: No abstract text available
Text: fü HARRIS S E M I C O N D U C T O R ACTS74MS Radiation Hardened Dual D Flip Flop with Set and Reset Pinouts 14 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR CDIP2-T14, LEAD FINISH C TOP VIEW R1 ^ D1 m January 1996 Features Devices QML Qualified in Accordance with MIL-PRFF , , LEAD FINISH C TOP VIEW Description The Harris ACTS74MS is a Radiation Hardened Dual D Flip Flop , positive transition of the clock . The Set and Reset are independent from the clock and accomplished by a


OCR Scan
PDF ACTS74MS MIL-STD-1835 CDIP2-T14, MIL-PRFF-38535 ACTS74MS 2240mm 2240mm 125kA SR flip flop IC
ATF1500ABV

Abstract: ATF1500ABV-12AC ATF1500ABV-12JC ATF1500ABV-15AC ATF1500ABV-15AI ATF1500ABV-15JC ATF1500ABV-15JI ATF1500ABVL
Text: either the global CLK pin or an individual product term. The flip flop changes state on the clock , , all clock edges are ignored. The flip flop 's asynchronous reset signal (AR) can be either the pin , ; a flip flop ; output select and enable; and logic array inputs. Product Terms and Select Mux Each , flops. Flip Flop The ATF1500ABV's flip flop has very flexible data and control functions. The data , addition to D, T, JK and SR operation, the flip flop can also be configured as a flow-through latch. In


OCR Scan
PDF 44-Pin, ATF1500ABVL) 44-Pin 0723Dâ 6/98/XM ATF1500ABV/L ATF1500ABV ATF1500ABV-12AC ATF1500ABV-12JC ATF1500ABV-15AC ATF1500ABV-15AI ATF1500ABV-15JC ATF1500ABV-15JI ATF1500ABVL
Supplyframe Tracking Pixel