The Datasheet Archive

SF Impression Pixel

Search Stock (18)

  You can filter table by choosing multiple options from dropdownShowing 18 results of 18
Part Manufacturer Supplier Stock Best Price Price Each Buy Part
5SRTC-KK-K-24-36 Omega Engineering Newark element14 3 $79.00 $79.00
5SRTC-KK-K-24-36 Omega Engineering element14 Asia-Pacific 3 $109.39 $109.39
5SRTC-KK-K-24-36 Omega Engineering Farnell element14 3 £71.01 £71.01
5SRTC-KK-K-24-72 Omega Engineering Newark element14 1 $96.50 $96.50
5SRTC-KK-K-24-72 Omega Engineering Farnell element14 1 £86.88 £86.88
5SRTC-KK-K-24-72 Omega Engineering element14 Asia-Pacific 1 $133.62 $133.62
5SRTC-KK-K-30-36 Omega Engineering element14 Asia-Pacific 2 $159.24 $159.24
5SRTC-KK-K-30-36 Omega Engineering Farnell element14 2 £107.00 £107.00
5SRTC-KK-K-30-36 Omega Engineering Newark element14 2 $115.00 $115.00
5SRTC-KK-K-30-72 Omega Engineering Newark element14 2 $147.00 $147.00
5SRTC-KK-K-30-72 Omega Engineering Farnell element14 2 £137.00 £137.00
5SRTC-KK-K-30-72 Omega Engineering element14 Asia-Pacific 2 $203.55 $203.55
RTC-K1 ROHDE&SCHWARZ element14 Asia-Pacific 2 $242.62 $242.62
RTC-K1 ROHDE&SCHWARZ Farnell element14 2 £151.00 £151.00
RTC-K2 ROHDE&SCHWARZ Farnell element14 1 £151.00 £151.00
RTC-K2 ROHDE&SCHWARZ element14 Asia-Pacific 1 $242.62 $242.62
RTC-K3 ROHDE&SCHWARZ Farnell element14 4 £151.00 £151.00
RTC-K3 ROHDE&SCHWARZ element14 Asia-Pacific 4 $242.62 $242.62

No Results Found

Show More

RTCK Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2008 - ARM processor history

Abstract: No abstract text available
Text: RTCKtot generation logic This logic is implemented as follows for 4 RTCK signals. If n RTCK signals are present, simply extend the logic gates AND1 and OR1 into n-input logic gates. RTCK4 RTCK3 RTCK2 RTCK1 RTCKtot AND1 OR2 TCK AND2 OR1 Figure 3: RTCKtot generation logic An example , debugger, RTCKtot ). RTCKtot must only change when all the individual RTCK signals have changed. The , extremely slow as you are adding registers on the path of TCK to RTCK. 3-4 Copyright © 2008 ARM


Original
PDF
RTCK

Abstract: No abstract text available
Text: Catalogue RK 78-3 E RELAY COMPONENTS OIL-FILLED CAPACITORS AND VARISTORS O IS27W RTCK , olMllled , 7d-2 E. Small oil-filled capacitors RTCK with connection leads RTCS with screwed terminals The cll-fllted capacitors are available In two versions with /egard to the method of connection. RTCK is provided , . Type RTCK with connection lefcds RTCK 33 325 750 1500 5000 3.2 • 0.2 RK 7891410 250 500 1000 5000 4 0.2 1430 RTCK 35 325 750 1500 5000 5 0.3 1510 M 250 500 1000 5000 6.3 0.3 1520 Typa RTCS with scrcwed


OCR Scan
PDF IS27W RTCK
BH-Jack-QS-01

Abstract: RTCK XDS510 USB510 OSK5912 Board jtag connector 14 6 pin JTAG header XDS560 SN74ACT8990 OSK5912
Text: Figure 3 illustrates the JACK logic to handle these real time changes to RTCK. The resulting logic will , QUICK START GUIDE Signal Analysis Probing TCK and RTCK The output (TCK) and return ( RTCK ) test clocks are easily accessible via the target board's JTAG header on pin 11 (TCK) and pin 9 ( RTCK , signal is adapting to the changes in RTCK from the OMAP device's core clock. Figure 7 , condition with certain OMAP cores that stop RTCK when TRST is asserted. Because these cores stop RTCK , the


Original
PDF 14-pin BH-Jack-QS-01 RTCK XDS510 USB510 OSK5912 Board jtag connector 14 6 pin JTAG header XDS560 SN74ACT8990 OSK5912
2006 - RTCK

Abstract: HEADER 10X2 ntrst header 7x2 HPI-0068B BC858B HPI-0068 BC848B HEADER 10X2 datasheet B-01
Text: RTCK TCK TMS TDI nTRST VTRef RTCK selection HEADER 10X2 1 EMU0 2 EMU1 3 nSRST 4 B Tie RTCK to GND (default): link pin 1 and pin 2 Target delayed (from TCK_RET): link pin 2 and pin 3 Other RTCK source: connect to pin 2 HEADER 3 WAY 3 2 1 2 4 6 8 10 12 14 nTRST_TI EMU1 SOCKET 7X2 Right angle 2x7 pin bump-polarised socket J5 J3 TCK_RET RTCK 1 3 5 , RTCK TCK_RET R8 J3 R6 C1 R4 Q2 Q1 Q3 R1 J5 R5 TI JT AG Connec tor 0V


Original
PDF BC858B HPI-0068 RTCK HEADER 10X2 ntrst header 7x2 HPI-0068B BC858B HPI-0068 BC848B HEADER 10X2 datasheet B-01
2010 - swdio timing

Abstract: Mictor 38 connecter ARM processor based Circuit Diagram MIPI Mictor pinout jtag pinout mipi receiver pinout keyboard pcb MIPI datasheet MIPI datasheet design guideline
Text: samples TDO on the rising edge of RTCK and not TCK, so TDO timing is relative to RTCK. The following , system. To ensure a valid JTAG CLK setting, these systems often support an extra signal ( RTCK ) at the , signal and waits for the RTCK signal to come back. DSTREAM does not progress to the next TCK until RTCK , autoconfiguring a target, the DSTREAM unit receives pulses on RTCK in response to TCK it assumes that adaptive , System Design Guidelines TMS TMO TDI TDI TDO TDO RTCK TCK Q D nCLR Q D


Original
PDF ID052210) ID052210 swdio timing Mictor 38 connecter ARM processor based Circuit Diagram MIPI Mictor pinout jtag pinout mipi receiver pinout keyboard pcb MIPI datasheet MIPI datasheet design guideline
RTCK

Abstract: ARM7tdmi pin configuration
Text: target microcontroller: CNJ or CN5. (3) RTCK selection jumper (J2): This jumper selects the test clock: TCK or the synchronized version, RTCK. page 2-7 Chapter 2 Introduction (4) User , , RTCK. J2 TCK RTCK Figure 4.2. RTCK Selection Jumper (J2) The normal position is RTCK. , RTCK Selection Jumper (J2). Set to RTCK. · Target Interface Selection Jumper (J3). Set to ARM page , . 4.1.1 RTCK Selection Jumper (J2


Original
PDF
1998 - 0072A

Abstract: HBI-0027B multi-ice interface unit ARM DAI 0072A DUI-0048 ntrst DUI0048 MAX823 ARM920T RTCK
Text: and RTCK. It also controls the output logic levels to the target. It is normally fed from Vdd on the , here, and the synchronized version used to clock the target can be fed back in as RTCK. 5-2 , the RTCK (Returned TCK) signal to come back. Multi-ICE does not progress to the next TCK until RTCK , never completely miss TCK events, because RTCK is part of a feedback loop controlling TCK. ARM DAI , TDI TDO TMS TDI TDO RTCK ASIC TCK D Q nCLR Q1 D Q TCK nCLR nTRST


Original
PDF ARM70DI 0072A HBI-0027B multi-ice interface unit ARM DAI 0072A DUI-0048 ntrst DUI0048 MAX823 ARM920T RTCK
2010 - jtag 14

Abstract: ARM920T STM1001 MIPI reference manual TRACEPKT10 MIPI 0499E swdio timing ARM 7 pin diagram and
Text: samples TDO on the rising edge of RTCK and not TCK, so TDO timing is relative to RTCK. The following , extra signal ( RTCK ) at the JTAG port: · an Application-Specific Integrated Circuit (ASIC) with , enabled, DSTREAM issues a TCK signal and waits for the RTCK signal to come back. DSTREAM does not progress to the next TCK until RTCK is received. · Note Adaptive clocking is automatically , design. · If, when autoconfiguring a target, the DSTREAM unit receives pulses on RTCK in response


Original
PDF 0499E ID091611) ID091611 jtag 14 ARM920T STM1001 MIPI reference manual TRACEPKT10 MIPI 0499E swdio timing ARM 7 pin diagram and
2005 - Not Available

Abstract: No abstract text available
Text: and 2) determine how TCK and RTCK are generated. The four combinations of the switch positions are , sync clock delays between RTCK and the next TCK edge inverted. The default high-speed sync clock is 71.59MHz which provides a 13.96 ns. delay per count. This allows the user to set a minimum amount of RTCK , between RTCK and the next TCK edge inverted. When an emulator cable is not plugged in the adapter will be , the amount of delay between RTCK and the next TCK edge inverted. The delay time may be defined as


Original
PDF XDS510USB 14-pin RSM-110-02-S-D in-14 in-CTI-20 x-113 08506-4001A
2008 - RTCK

Abstract: UM08010-R3 D-40721 jlink 40721 20 pin JTAG CONNECTOR
Text: target JTAG standard 20-pin connection supporting TRST, TDI, TMS, TCK, RTCK , TDO and RESET signals , RTCK RTCK GND_T GND_E TDO GND_T GND_T © 2008 SEGGER Microcontroller GmbH & Co. KG , 8 RTCK 11 12 TDO RESET 13 14 15 GND 16 GND N/C N/C 17 18 19


Original
PDF UM08010-R3 20-pin D-40721 RTCK UM08010-R3 jlink 40721 20 pin JTAG CONNECTOR
2004 - LPC-H2106

Abstract: olimex CRYSTAL 14.7456 RTCK LM1117 philips DIL40 LPC2106 LPCH2106 LM1117 9824
Text: single power supply: +5VDC required · power supply filtering capacitor · RESET, DBGSEL, RTCK pullup , possibility for external clock-in · extension headers for P0.0-P0.31, DBGSEL, RST, RTCK , XIN, +3.3V_OUT, GND , GND PIN38 ­ RTCK JTAG re-timed clock. Implemented on certain ASIC ARM implementations the host


Original
PDF LPC-H2106 LPC2106 32bit 60MHz DIL40 800mA LPCH2106) PIN5-PIN36 PIN37 olimex CRYSTAL 14.7456 RTCK LM1117 philips LPCH2106 LM1117 9824
2010 - RT200-CB-00032

Abstract: FIN1104MTD ntrst TBS-O Mictor amp MAX823 FIN1108MTD ARM966E-S ARM920T swdio timing
Text: to RTCK. The following table shows the timing requirements for the JTAG A port, measured open , this case, an extra signal ( RTCK ) is included on the JTAG port. For example, this synchronization is , . When adaptive clocking is enabled, RealView ICE issues a TCK signal and waits for the RTCK signal to come back. RealView ICE does not progress to the next TCK until RTCK is received. · Note If you , ICE run control unit receives pulses on RTCK in response to TCK it assumes that adaptive clocking is


Original
PDF ID051610) ID051610 RT200-CB-00032 FIN1104MTD ntrst TBS-O Mictor amp MAX823 FIN1108MTD ARM966E-S ARM920T swdio timing
2010 - ARM920T

Abstract: ARM966E-S FIN1108MTD MAX823 0517E JTAG series termination resistors ntrst
Text: not TCK, so TDO timing is relative to RTCK. The following table shows the timing requirements for the , extra signal ( RTCK ) is included on the JTAG port. For example, this synchronization is required in: · , RTCK signal to come back. RVI does not progress to the next TCK until RTCK is received. · Note , control unit receives pulses on RTCK in response to TCK it assumes that adaptive clocking is required , Design Guidelines TMS TMO TDI TDI TDO TDO RTCK TCK Q D nCLR Q D TCK


Original
PDF 0517E ID091611) ID091611 ARM920T ARM966E-S FIN1108MTD MAX823 0517E JTAG series termination resistors ntrst
STR912FAW44X6

Abstract: STR912FA STPS3L60U 1000uf/63v SS4-30-30/30 RTCK CON20 USBLC6-2P6 L4960 jtag con3
Text: GND GND TMS R63 TCK R65 10k U7 RTCK R67 USB_VCC USB_DUSB_D+ USB_GND SHELL , USB_D- R62 22 R66 1M USB_PU_P62 R68 R69 10k RTCK RESET R60 22 6 4 , 41 42 91 MII_MDIO USBUSB+ TRST TCK TMS TDI TDO RTCK STR912FAW44X6 SW1 C33 , TRST TCK TMS TDI TDO RTCK MCU_X1 MCU_X2 120 102 86 73 57 43 23 9 104 103 C26


Original
PDF STEVAL-PCC005V1 STR912FAW44 100nF 0-SS4-30-30/30 VDD18 VDD33 CON20 L4960 STR912FAW44X6 STR912FA STPS3L60U 1000uf/63v SS4-30-30/30 RTCK CON20 USBLC6-2P6 L4960 jtag con3
2010 - MAX823

Abstract: ARM920T ARM966E-S FIN1108MTD JTAG series termination resistors
Text: not TCK, so TDO timing is relative to RTCK. The following table shows the timing requirements for the , that JTAG events are synchronized to a clock in the system. To handle this case, an extra signal ( RTCK , adaptive clocking is enabled, RVI issues a TCK signal and waits for the RTCK signal to come back. RVI does not progress to the next TCK until RTCK is received. · Note Adaptive clocking is automatically , design. · If, when autoconfiguring a target, the RVI run control unit receives pulses on RTCK in


Original
PDF 0517B ID111810) ID111810 MAX823 ARM920T ARM966E-S FIN1108MTD JTAG series termination resistors
2004 - Philips LPC210x microcontroller family

Abstract: LPC210X circuit 14066 str 2105 14066 2 pin ldr P01721 RTCK Programming Bootloader ldr features
Text: standard of Philips Semiconductors · 01 · More comprehensive information on DBGSEL and RTCK was , ( RTCK ) pins are used to enter the debug mode (primary JTAG and ETM). If DBGSEL is configured high (on or after reset) and if RTCK is latched high on reset then pins P0[17:31] are configured as debug , on reset. If at least one of the DBGSEL or RTCK lines is low on reset then neither primary JTAG nor , debugger or ISP utility (be sure to disconnect P.14 from ground) 3. Drive DBGSEL and/or RTCK low and


Original
PDF AN10255 LPC210x LPC210x, Philips LPC210x microcontroller family circuit 14066 str 2105 14066 2 pin ldr P01721 RTCK Programming Bootloader ldr features
2010 - Not Available

Abstract: No abstract text available
Text: GND 84 VDDREG_1 C6 VDDREG_2 nRESET VREF+ C7 L2 BLM RTCK VREFVBAT 13 NC RTCK_I 1uF 10nF C10 C9 VDDA 10 L4 BLM TMS TRST 5 TCK RSTOUTN 17 RST# 100 RTCK GND VSSA VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 XTAL_I 16 RTCK_I C8 4.7K SCK0 18 RTCK_O 22 XTAL_I 23 22pF 22pF C13 P0.16 P0.17 P0 , RTCK0_0 R2 CON6 19 P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 AD0.0 3V3 TXD0


Original
PDF 100nF 1N4148 1N5819 470uF/16V 47uF/16V LM1117
2007 - SPRZ234

Abstract: TDS7245B TMS320C6455 DSP Starter Kit DSK spra377 TMS320C6455 TMS320C6416T TMS320TCI6482 XDS560 TMS320C6416 XDS560T
Text: trace stub on TCK to RTCK Cut the trace to RTCK as close to the junction point as possible. (1 , to RTCK instead of cutting a trace on the board itself. In revision C boards R95, C126 are installed , R95 with a 100 and C126 is 8.2 pF Long trace stub on TCK to RTCK Cut the trace to RTCK as close , . Resistor on TVD too large (R91) Replace R91 with a 100 resistor. Reflections from RTCK net Remove , are not populated) Populate R95 with a 100 and C126 is 8.2 pF Long trace stub on TCK to RTCK


Original
PDF
2004 - 3 pins LDR

Abstract: LDR SPECIFICATION str 2105 LDR 07 2105 LPC210X LDR Datasheet specification of ldr RTCK 0xE002C004
Text: . The Debug Select (DBGSEL) and Returned Test Clock Output ( RTCK ) pins are used to enter the debug mode , .17­P0.31 are configured as debug pins. The RTCK pin must be high as the reset is released. The ARM7TDMI­S Debug , a simple application from Flash on reset. If at least one of the DEBSEL or RTCK lines is low on , . Drive DEBSEL or RTCK low and connect port pins P0.27­P0.31 to the JTAG port (If your evaluation board , AN10255 CONCLUDING STATEMENTS Combination of (DEBSEL+ RTCK ) pins takes the microcontroller into debug


Original
PDF LPC210x AN10255 LPC210x 3 pins LDR LDR SPECIFICATION str 2105 LDR 07 2105 LDR Datasheet specification of ldr RTCK 0xE002C004
RTC p1F

Abstract: r20 p2f LC823410 PCM57 ntrst lc8234 TQFP120 16CV33BS P19b r20 p1f
Text: , , PHI,EXTFIQ,EXTINT4-0,DOUT, RTCK ,TDO,XALE , ,SCL,SDA,TIOCA1-0,SDI1,RXD2-0,SDO1-0,TXD2-0, XFCE1-0,PHI,EXTFIQ,EXTINT4-0, RTCK ,XALE,XCLE,XFRE,XFWE , TEST6 I 3IS Low 5 TCK I 3ICU JTAG 6 RTCK O 3O2 JTAG 7 , TIOCA1(P1B) B(B) 1 Multiple Timer / A1 P1B (8)JTAG(6 ) TCK I 1 JTAG RTCK , ) nSRST NRES (*2) 33 RTCK TDO RTCK TDO (*1) Low NTRST JTAG (*2) Low NRES JTAG


Original
PDF LC823410-10R 160kbyte) 256kbyte) 2ch12MHz 10bit 41410HKIM VL-2635 A1696-1/24 RTC p1F r20 p2f LC823410 PCM57 ntrst lc8234 TQFP120 16CV33BS P19b r20 p1f
2004 - AN1775

Abstract: STR71x 74AC14 HE10 MAX6315 74AC14 application notes
Text: ) VTref (3) nTRST (5) TDI (7) TMS (9) TCK (11) RTCK (13) TDO (15) nSRST (17) DBGRQ (19) DBGACK , TDI JTDI TMS JTMS TCK JTCK RTCK TDO nSRST DBGRQ DBGACK Description , synchronizes TCK to some other clock, than all down-stream devices are connected to the RTCK signal on that , clocking, the RTCK signal is returned by the core to the JTAG equipment, and the clock is not advanced , edge on RTCK before changing TCK. Test data out (to JTAG equip- TDO is the return path of the data


Original
PDF AN1775 STR71x AN1775/0404 AN1775 74AC14 HE10 MAX6315 74AC14 application notes
CXR702080

Abstract: MA7A15 XTAL or 18.432mhz MA4A12 151C9 MA13 MA12 MA11 8CH2 MA3A11
Text: EXTAL RST VDD VSS TDO TRST RTCK TCK TMS TDI MSINS INT0 INT9 AVSS AVREF AVDD , 165 A6 VSS 126 C14 MSDIR 146 D10 RTCK 166 D5 NC 127 D15 , CH2 CH2 S 2 D0D7 S VSS -8- CXR702080 TCK JTAG RTCK , Pull-down TRST RTCK RTCK High TDO Low TDO TDO TEST0 TEST1 IP TEST0, TEST1 , , MSSCLK, IOH-4mA MSDIO, RTCK , TDO, XOUT, CKO VOH PAPC, PEPL, PN, PO, T1, T3, TxD0, TxD1


Original
PDF CXR702080 SR1132RISC 3nsfSRC18 432MHz 5sfTEX32 768kHz 164RAM J01701-PS C21pF CXR702080 MA7A15 XTAL or 18.432mhz MA4A12 151C9 MA13 MA12 MA11 8CH2 MA3A11
2010 - lcd 16*2 with lpc2138

Abstract: ARM LPC2138 architecture ARm 7 lpc2138 block diagram with lcd16*2 rtc info in LPC2138 pin diagram of serial lcd display 16x2 16X2 LCD rohs Buzzer 12v LPC-MT-2138 I2C interface 16x2 LCD
Text: enable jumper and pullup ­ DEBUG jumper for JTAG enable/disable ­ RTCK pullup resistors ­ , C14 10p DBG TRST TDI TMS TCK RTCK TDO RST R4 10K R22 R19 22K 1K R11RELAY , .26/ RTCK P1.27/TDO P1.28/TDI P1.29/TCK P1.30/TMS P1.31/TRST R16 22K B5 1K R51 P1 , DB6 DB7 Q2 32768/6pF RTCK TDO TDI TCK TMS TRST 16 12 8 4 48 44 40 36 3 PWM5 , 8 GND 9 TCK 10 GND 11 RTCK 12 GND 13 TDO 14 GND 15 RST


Original
PDF LPC-MT-2138 LPC2138 RS232, 32bit 60MHz lcd 16*2 with lpc2138 ARM LPC2138 architecture ARm 7 lpc2138 block diagram with lcd16*2 rtc info in LPC2138 pin diagram of serial lcd display 16x2 16X2 LCD rohs Buzzer 12v I2C interface 16x2 LCD
2009 - Not Available

Abstract: No abstract text available
Text: R34 3.3V 20k R7 R47 10K R46 10K TRSTN TDI TMS TCK RTCK TDO RSTN R6 1k , EXT1-39 EXT1-40 TRACE NA RSTN TDO RTCK TCK TMS TDI TRSTN 1 3 5 7 9 11 13 15 17 , #RSTOUT RTCK TCK #TRST TMS TDI TDO P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7 P2.8 P2 , .4 P1.31/SCK1/AD0.5 NA +5V RST, RTCK ,TCK,TRSTN,TMS,TDI,TDO 143 7 5 4 3 1 DBGEN 2 1 , 1 EXT1-1 RSTN RST_OUT RTCK TCK TRSTN TMS TDI TDO 16 3.3V 3.3V 4.7K 4.7K


Original
PDF EXT1-37 EXT1-38 EXT1-39 EXT1-40 EXT2-37 EXT2-38 EXT2-39 EXT2-40 EXT2-36 EXT2-35
ADP-20e_cTI-QS-02

Abstract: BH-ADP-20E_CTI-QS-02 14-pin to 20-pin CTI JTAG adapter 14 pin JTAG CONNECTOR jtag header male ntrst JTAG header 12 pin 5 pin male header 6 pin JTAG header JTAG CONNECTOR 20 PIN
Text: TDO 8 GND 9 RTCK 10 GND 11 TCK 12 GND 13 EMU0 14 EMU1 15 , TDO 8 GND 11 RTCK 12 GND 13 TDO 14 GND 9 RTCK 10 GND 15


Original
PDF cTI-60t 20-pin ADP-20e_cTI-QS-02 BH-ADP-20E_CTI-QS-02 14-pin to 20-pin CTI JTAG adapter 14 pin JTAG CONNECTOR jtag header male ntrst JTAG header 12 pin 5 pin male header 6 pin JTAG header JTAG CONNECTOR 20 PIN
Supplyframe Tracking Pixel