The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
DP83TC811SWRNDTQ1 Texas Instruments Low-power automotive PHY 100BASE-T1 Ethernet physical layer transceiver 36-VQFNP -40 to 125
DP83TC811SWRNDRQ1 Texas Instruments Low-power automotive PHY 100BASE-T1 Ethernet physical layer transceiver 36-VQFNP -40 to 125
TSB14C01IPM Texas Instruments Single-Port Backplane Physical Layer Transceiver 64-LQFP -40 to 85
XIO1100ZGB Texas Instruments x1 PCI Express PHY 100-BGA MICROSTAR 0 to 70
TSB14C01MHV Texas Instruments Single-Port Backplane Physical Layer Transceiver 68-CFP -55 to 125
TLK100PHP Texas Instruments Industrial Ethernet PHY 48-HTQFP -40 to 85

RMII PHY Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
RMII PHY

Abstract: ASIX ELECTRONICS CORPORATION AX88872 AX88873 AX88873P OC79
Text: ports are connected to external MII or RMII interfaces PHY for various applications. For example, one , Swipeater Controller 2 Quad RMII PHY 2 Quad RMII PHY 2 Quad RMII PHY PHY for Up-link PHY for , design but also user can choose low cost RMII Quad PHY . 1.2 AX88873 Block Diagram: RMII I/F Per , cascade AX88873 #1 AX88872 #0 Repeater Controller Swipeater Controller 2 Quad RMII PHY 2 Quad RMII PHY PHY for Up-link PHY for Down-link or Server Note : Add additional AX88873 to


Original
PDF AX88873P 10/100BASE 10/100Mbps AX88872 AX88873P 10/100Mb 16-port 10Mbps RMII PHY ASIX ELECTRONICS CORPORATION AX88873 OC79
2002 - RMII PHY

Abstract: 59014 alcatel 1603 rMII verilog 59014 transistor RMII Specification
Text: Status Control PECLKRST RMII PHY Tx Control T A S H E E T PEMIIM · , RMII interface in both the transmit and the receive directions. The registers within the PHY are read , Independent Where the RMII PHY used includes an elasticity FIFO, Interface for the PE-MACMII 10/100Mbps , Design Document, supplied in the 10Mbps. PE-RMII pack. In the receive direction, the RMII PHY , of the design, thereby allowing customer-specific In 10Mbps operation, the RMII PHY outputs new 2


Original
PDF 10/100Mbps 50MHz PD-59014 001-FO RMII PHY 59014 alcatel 1603 rMII verilog 59014 transistor RMII Specification
BMD12

Abstract: 74ls164 AX88872 AX88872P AX88873 BMA11 MDIO write BMA10
Text: RMII PHY 2 Quad RMII PHY 2 Quad RMII PHY PHY for Up-link PHY for Down-link or Server , ports can simplify the design and also provide a low cost solution with RMII Quad/Octet PHY and low , , TXD[3:0] are accepted for transmission by the PHY . When RMII mode, STXD0[1:0] shall transition , switch to the PHY . 94 Duplex Select : DUPLEX0 is not standard MII/ RMII signal. This signal is source , signal SCRS0 is asserted by the PHY when receive medium is non-idle. When RMII mode, the signal is


Original
PDF AX88872P 10/100BASE AX872-13 10/100Mbps 32bit AX88872P AX88872 BMD12 74ls164 AX88873 BMA11 MDIO write BMA10
IP175

Abstract: IP175C IC Plus RMII PHY HY Electronic MAC5 circuit TXD00 MDC1 IP175C switch rxd1
Text: . 11 3.2.3. MII1 RMII PHY mode , 1 X X X I/F mode Int ext MAC mode MAC5 PHY RMII MAC MAC5 Note1 rmii , X 0 X RMII PHY mode PHY4 MAC 1 0 X X 1 X 1 X RMII MAC mode MAC4 , PHY RMII MAC MAC4 Note1 Note1: The port can be connected to an external PHY or MAC device , MII0 MAC5 MII2 MAC4 external PHY MII1 PHY0~3 PHY4 Pin connection6 MII0 in RMII


Original
PDF IP175C IP175 IC Plus RMII PHY HY Electronic MAC5 circuit TXD00 MDC1 IP175C switch rxd1
BMA14

Abstract: 20 PIN duplex led display bmoe BMD27 ASIX ELECTRONICS CORPORATION BMD12 RMII PHY BMD24 AX88615 AX88615P
Text: Product description The AX88615 is a 5-ports 10/100 Mbps Ethernet switch with MII PHY or RMII PHY . It is , Port 10/100Mb SOHO Switch AX88615 Switch Controller 1 Quad RMII /MII PHY 1 or 2 64K*32 SSRAM RMII /MII PHY for Down-link or Server Always contact ASIX for possible updates before starting a , Mbps Ethernet switch with MII PHY or RMII PHY . A low cost Fast Ethernet switch can be implemented by , Block Diagram: MII / RMII PHY P0 10/100 MAC MII / RMII PHY P1 10/100 MAC MII / RMII PHY


Original
PDF AX88615P 10/100BASE AX615-13 10/100Mbps 32bit AX88615 25MHz AX88195 BMA14 20 PIN duplex led display bmoe BMD27 ASIX ELECTRONICS CORPORATION BMD12 RMII PHY BMD24 AX88615P
2012 - schematic diagram of ip camera

Abstract: wiring diagram of ip cctv camera wiring diagram of cctv camera surveillance DVR block diagram diagram of ip camera cctv dvr
Text: RMII PHY MII / RMII Interface SCL SLOC Coax I/O + • Ethernet MAC MII interface for interfacing to camera processor DSP/SoC • Ethernet PHY MII interface for interfacing to external , + LOAD_DRV 470µF 75 MII or RMII PHY MII / RMII Interface SCL SLOC Coax I/O , Ethernet Analog CVBS EL8101 SPOT Monitor DVR TW3811 10/100 PHY Ethernet 10/100 PHY Network Switch NVR Simplified Application Schematic 3.3V COAX_IN 22µF 0.1µF


Original
PDF 25MHz 100-TQFP 12x12mm) 36Mbps 11Mbps 25MHz LC-093 schematic diagram of ip camera wiring diagram of ip cctv camera wiring diagram of cctv camera surveillance DVR block diagram diagram of ip camera cctv dvr
XF2020

Abstract: VTX1100 1k SRAM VTX11 RMII PHY home PNA
Text: PACKET CONCENTRATOR t 1 Features 8 1/10Mbps Serial ports direct interface with Home PNA PHY or 8 10/100Mbps RMII ports Ideal for MDU (Multiple Dwelling Unit) application with Home PNA PHY 1 10/100Mbps , /100 RMII PHY To WAN Port S S R A M VTX1100 Switch Chip 1-Port MII 10/100 8-port 10MB Serial VERTEX NETWORK , INC . S 10/100 MII 1MB Serial Interface 10/100 RMII PHY , Home PNA PHY Line Card 10/100 MII PAL 10/100 RMII XF2080 Switch 24 10/100 Ports + 2


Original
PDF VTX1100 1/10Mbps 10/100Mbps 20Mhz VTX1100 XF2020 1k SRAM VTX11 RMII PHY home PNA
2010 - 72-QFN

Abstract: RMII PHY turbo mii lan9303m PHY registers map MDIO controller MII switch 72QFN IEC61249-2-21 72-PIN
Text: , MII PHY , RMII PHY modes Port 1 - MII MAC, MII PHY , RMII PHY mode options 2 internal 10/100 PHYs with , PHY , RMII PHY , or MII/Turbo MII MAC modes. All ports support automatic or manual full duplex flow , / RMII /Turbo MII to MAC Virtual PHY Registers 10/100 MAC Port 0 10/100 MAC Dynamic QoS , Mode Configuration Straps Port 2 MII/Turbo MII to PHY or MII/ RMII / Turbo MII to MAC Search , / RMII /Turbo MII PRODUCT FEATURES Data Brief Highlights Up to 200Mbps via Turbo MII Interface


Original
PDF LAN9303M/LAN9303Mi 200Mbps 200Mbps 72-QFN RMII PHY turbo mii lan9303m PHY registers map MDIO controller MII switch 72QFN IEC61249-2-21 72-PIN
2009 - automatic change over switch circuit diagram

Abstract: TURBO MII LAN9303m PHY registers map MDIO controller moca filter 72-PIN Jumbo LED 72-QFN qfn 10x10
Text: , MII PHY , RMII PHY modes Port 1 - MII MAC, MII PHY , RMII PHY mode options 2 internal 10/100 PHYs with , an external MAC via the MII/ RMII /Turbo MII interface. Optionally, the internal PHY on Port 1 can be disabled and the associated Switch Fabric port operated in the MII/Turbo MII PHY , RMII PHY , or MII/Turbo , / RMII /Turbo MII to MAC Virtual PHY Registers 10/100 MAC Port 0 10/100 MAC Dynamic QoS , Mode Configuration Straps Port 2 MII/Turbo MII to PHY or MII/ RMII / Turbo MII to MAC Search


Original
PDF LAN9303M/LAN9303Mi 200Mbps 200Mbps 72-QFN automatic change over switch circuit diagram TURBO MII LAN9303m PHY registers map MDIO controller moca filter 72-PIN Jumbo LED qfn 10x10
2009 - male mii connector

Abstract: LAN9303 BHR 10 JP13 EVB9303 8- position DIP switch JP8-JP14
Text: / 12mA clock output 0 1 1 MII PHY Mode / 200Mbps / 16mA clock output 1 0 0 RMII PHY Mode / 12mA clock output 1 0 1 RMII PHY Mode / 16mA clock output 1 1 0 RMII PHY Mode / clock is input 1 1 1 RESERVED SMSC LAN9303 USER MANUAL 9 Revision , , packet buffers, Buffer Manger, MACs, PHY transceivers, and serial management. The LAN9303 complies with , provide a fully functional three-port single MII/ RMII /Turbo MII Ethernet switch. The EVB9303 provides two


Original
PDF LAN9303 200Mbps LAN9303 EVB9303 male mii connector BHR 10 JP13 8- position DIP switch JP8-JP14
2008 - RGMII Layout Guide

Abstract: 88E1143 rgmii specification RGMII RGMII switch TCI6486 RGMII phy RGMII trace mils s3mii SN74TVC3306
Text: . 11 4 RMII PHY Connectivity Diagram 5 6 7 8 9 10 11 12 13 14 15 , interfaces when using the RMII1 port on EMAC1. 9.2.1 RMII PHY Connectivity Figure 4 shows representative connectivity of a TCI6486/C6472 RMII port to an RMII PHY . This interface is a typical MAC-to-PHY connection , . This RMII PHY only has one RMII reference clock input, so if multiple RMII PHY ports are used, all , . TCI6486/C6472 RMII PHY 2 RMTXD[1:0] RMTXEN TXD[1:0] TX-EN 2 RMRXD[1:0] RMCRSDV RXD[1


Original
PDF TMS320C6472/TMS320TCI6486 TMS320TCI6486/TMS320C6472 TCI6486/C6472 TMS320C6472/TMS320TCI6486 RGMII Layout Guide 88E1143 rgmii specification RGMII RGMII switch TCI6486 RGMII phy RGMII trace mils s3mii SN74TVC3306
2013 - KSZ8463RL

Abstract: No abstract text available
Text: straight-through and crossover cables MII connector for Port 3 operating in PHY Mode Provisioning for MII / RMII , jumper) PHY mode Normal operation REFCLK_O disabled 25MHz Table 3 MII / RMII Port , . RMII interfacing must use connector J4, for connection to an external RMII PHY such as the KSZ8081RNA , frames, and thus does not implement the RX_ER output signal. To detect error frames from RMII PHY , PHY device. Collision detection is implemented in accordance with the RMII Specification. In RMII


Original
PDF KSZ8463 KSZ8463ML/RL KSZ8463RL
2009 - IPTV schematic diagram

Abstract: IPTV schematic GPON SoC GPON optical network unit gem g.723 codec chip GPON OMCI CLI SoC SLIC led tv service manual G984
Text: -07031 SoC PC RMII RMII Dual PHY Enhanced Triple Play converged services of voice, video, and data VoIP application IP TV RMII RMII Dual PHY TM TranSwitch Corporation · Shelton, CT , -45 connector for data/video - RMII interface types use dual RMII PHY - Auto-negotiation - Pause frame based , end-to-end latency 10 us Two crystals on-board; 77.76 MHz for Diplomat-ONT, and 50 MHz for RMII PHY , MAC PHY 8-Layer PCB DDR RAM TXC-07034AROG Serial Port Controller © TranSwitch


Original
PDF RJ-45 MIPS32 IPTV schematic diagram IPTV schematic GPON SoC GPON optical network unit gem g.723 codec chip GPON OMCI CLI SoC SLIC led tv service manual G984
2010 - 72QFN

Abstract: turbo mii LAN9303Mi moca transceiver 72-PIN IEC61249-2-21 tag 8442 VOIP phone schematic MLT 22 645
Text: , MII PHY , RMII PHY modes Port 1 - MII MAC, MII PHY , RMII PHY mode options 2 internal 10/100 PHYs with , . 129 9.1.3 Port 0 RMII PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , Port 1 RMII PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , / RMII /Turbo MII PRODUCT FEATURES Datasheet Highlights Up to 200Mbps via Turbo MII Interface 2nd MII/ RMII /Turbo MII interface allows connection to an external MOCA, HomePNA, HomePlug, cable/DSL


Original
PDF LAN9303M/LAN9303Mi 200Mbps 200Mbps LAN9303DM/LAN9303DMi" LAN9303M/LAN9303iM" 72QFN turbo mii LAN9303Mi moca transceiver 72-PIN IEC61249-2-21 tag 8442 VOIP phone schematic MLT 22 645
2011 - ANSI X3.263-1995, section 9.1.2.2

Abstract: RMII PHY IEC61249-2-21 LAN9303I
Text: , MII PHY , RMII PHY modes Port 1 - MII MAC, MII PHY , RMII PHY mode options 2 internal 10/100 PHYs with , . 130 9.1.3 Port 0 RMII PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , Port 1 RMII PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , / RMII /Turbo MII PRODUCT FEATURES Datasheet Highlights Up to 200Mbps via Turbo MII Interface 2nd MII/ RMII /Turbo MII interface allows connection to an external MOCA, HomePNA, HomePlug, cable/DSL


Original
PDF LAN9303M/LAN9303Mi 200Mbps 200Mbps LAN9303DM/LAN9303DMi" LAN9303M/LAN9303iM" ANSI X3.263-1995, section 9.1.2.2 RMII PHY IEC61249-2-21 LAN9303I
2009 - tag 8442

Abstract: schematic diagram UPS 600 Power tree turbo mii MOCA specs 2 port 10/100 ethernet transceiver RMII EMI filter mf 420 schematic diagram Power Tree UPS LP 1610 32-Bit sipo Shift Register 134340
Text: , MII PHY , RMII PHY modes Port 1 - MII MAC, MII PHY , RMII PHY mode options 2 internal 10/100 PHYs with , . 129 9.1.3 Port 0 RMII PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , Port 1 RMII PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , / RMII /Turbo MII PRODUCT FEATURES Datasheet Highlights Up to 200Mbps via Turbo MII Interface 2nd MII/ RMII /Turbo MII interface allows connection to an external MOCA, HomePNA, HomePlug, cable/DSL


Original
PDF LAN9303M/LAN9303Mi 200Mbps 200Mbps 72-QFN tag 8442 schematic diagram UPS 600 Power tree turbo mii MOCA specs 2 port 10/100 ethernet transceiver RMII EMI filter mf 420 schematic diagram Power Tree UPS LP 1610 32-Bit sipo Shift Register 134340
2011 - Not Available

Abstract: No abstract text available
Text: , per port / priority ̈ Port 0 - MII MAC, MII PHY , RMII PHY modes Port 1 - MII MAC, MII PHY , RMII PHY mode options 2 internal 10/100 PHYs with HP Auto-MDIX support 200Mbps Turbo MII ( PHY or MAC , . 130 9.1.3 Port 0 RMII PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , . 133 9.2.4 Port 1 RMII PHY Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , / RMII /Turbo MII PRODUCT FEATURES Datasheet Highlights ̈ ̈ ̈ ̈ ̈ Up to 200Mbps


Original
PDF LAN9303M/LAN9303Mi 200Mbps 200Mbps LAN9303DM/LAN9303DMiâ LAN9303M/LAN9303iMâ
2012 - Not Available

Abstract: No abstract text available
Text: MII signal. • 4Mbps uplink for SLOC compliance • Ethernet MAC MII/ RMII interface for interfacing to DVR/NVR network processor SoC Applications • Optional Ethernet PHY MII/ RMII interface for interfacing to external Ethernet PHY chip • Single-Channel SLOC receiver modem • I2C 2 , VDD_D COAX_IN 22µF MII or RMII PHY MII / RMII Interface RJ45 Ethernet I/O , The TW3811 includes an AFE, digital modem, and two Ethernet MII/ RMII interfaces. The device accepts a


Original
PDF TW3811 TW3811 FN8284
2012 - Not Available

Abstract: No abstract text available
Text: signal. • 36Mbps downlink speed from TW3801 to TW3811 Applications • Ethernet PHY MII/ RMII interface for interfacing to Ethernet PHY chip • Analog CVBS video preview support • Proprietary , NVR Simplified Application Schematic Ethernet I/O RJ45 VDD_D MII or RMII PHY 3.3V , of CVBS video The TW3801 includes an AFE, digital modem, and two Ethernet MII/ RMII interfaces , compliance • Ethernet MAC MII/ RMII interface for interfacing to Camera ISPs • Single-channel SLOC


Original
PDF TW3801 TW3801 FN8283
Cortex A57

Abstract: TWR-K60N512-SCH MK60N512VMD100 cortex a15 core TWR-K60N512-QSG MMA7660 ARM Cortex A15 TWR-K60N512-PWA cortex A18 TWR-K60N512
Text: Tower peripheral module implementing the RMII PHY device should drive a 50 MHz clock on the CLKIN0 signal that is kept in phase with the clock supplied to the RMII PHY . Refer to section 2.10 "Ethernet" , RMII PHY device should drive a 50 MHz clock on the CLKIN0 pin that is kept in phase with the clock supplied to the RMII PHY . The TWR-SER module that comes as part of the TWR-K60N512-KIT provides a 10/100 Ethernet PHY that can operate in either MII or RMII mode. By default the PHY is boot strapped to operate


Original
PDF TWR-K60N512 TWR-K60N512-KIT PTC11 PTB19 PTB20 PTB21 PTB22 PTC10 PTB23 Cortex A57 TWR-K60N512-SCH MK60N512VMD100 cortex a15 core TWR-K60N512-QSG MMA7660 ARM Cortex A15 TWR-K60N512-PWA cortex A18
Cortex A57

Abstract: k60 diode ARM JTAG cortex a9 TWR-K60N512 MK60N512VMD100 MC9S08JM Freescale Kinetis TWR-K60N512-SCH cortex a5 cortex a9 ETM
Text: module implementing the RMII PHY device should drive a 50 MHz clock on the CLKIN0 signal that is kept in phase with the clock supplied to the RMII PHY . Refer to section 2.10 "Ethernet" for more information , . The Tower peripheral module implementing the RMII PHY device should drive a 50 MHz clock on the CLKIN0 pin that is kept in phase with the clock supplied to the RMII PHY . The TWR-SER module that comes as part of the TWR-K60N512-KIT provides a 10/100 Ethernet PHY that can operate in either MII or RMII mode


Original
PDF TWR-K60N512 TWR-K60N512-KIT PTC10 PTE25 PTE24 PTC16 PTC17 PTC14 Cortex A57 k60 diode ARM JTAG cortex a9 MK60N512VMD100 MC9S08JM Freescale Kinetis TWR-K60N512-SCH cortex a5 cortex a9 ETM
2000 - IQ2000

Abstract: VSC2100 VSC2708 VSC2800 VITESSE vlan FOCUS16
Text: PHY devices using either MII or RMII . The OctalMAC can be configured on a per port basis to support a mixture of MII and RMII PHY devices. The OctalMAC includes automated statistics gathering on a , or RMII connections - port selectable · Statistics gathering in hardware · Jumbo packet , MII or RMII MII or RMII Statistics 10/100 MAC · Transmit Transmit Controller Controller 10/100 MAC MII or RMII MII or RMII · Connectivity Family: VSC2800 - Fast Ethernet


Original
PDF VSC2800 FOCUS16 16-bit FOCUS16 IQ2000TM VSC2800 IQ2000 VSC2100 VSC2708 VITESSE vlan
2002 - VSC2100

Abstract: IQ2000 VSC2800 VSC2708 c code for ethernet mac FOCUS16
Text: Standard MII or RMII Connections - Port Selectable Interface Models Statistics Gathering in Hardware , MAC MII or RMII MII or RMII Statistics 10/100 Transmit Controller MAC 10/100 MAC MII or RMII MII or RMII PB-VSC2800-001 VSC2800 VSC2800 OctalMAC Fast Ethernet Controller , Selectable) · Eight 10/100 MII Ports or · Eight 10.100 RMII Ports Support for IEEE Standards · Compliant , 64Kbytes. The eight Ethernet MACs interface directly to commercially available PHY devices using either


Original
PDF VSC2800 VSC2800 IQ2000 VSC2100 FOCUS16s VSC2102 VSC2132 FOCUS32s 200MHz, VSC2708 c code for ethernet mac FOCUS16
1999 - BCM5218

Abstract: 100BASE-FX BCM5208 smii RMII
Text: Versus OCTAL BCM5218 Comparison for 24-Port Switch Design 1997: 6 Active PHY Components + 6 MACs including Switch Fabric 1999: 3 Active RMII PHY Components + RMII MACs embedded in Switch Chip Switch , Reduced Media Independent Interface ( RMII ) to · Target usage: Fast Ethernet switches · Provides robust , 802.3u standards · IEEE 1149.1 (JTAG) and NAND-Chain ICT support · Separate RMII or SMII clock domains , . MAC 24 24x16=384 MII Pins 24x7=168 RMII Pins BCM5208 Port 1 BCM5208 Port 24 BCM5218


Original
PDF BCM5218 10/100BASE-TX/FX BCM5218 100BASE-FX BCM5208 smii RMII
1999 - BCM5216

Abstract: 100BASE-FX BCM5208
Text: COMPARISON 1997: 6 Active PHY Components + 6 MACs including Switch Fabric Switch Fabric and System Logic QUAD MAC QUAD MAC 1998: 4 Active RMII PHY Components + RMII MACs embedded in Switch Chip , -port Fast Ethernet Transceiver · Reduced Media Independent Interface ( RMII ) to Magnetics · Serial Media , 24x16=384 MII Pins 24x7=168 RMII Pins BCM5208 Port 1 BCM5208 Port 24 BCM5216 Port 1 BCM5216 , integrity monitoring, Auto-Negotiation and RMII management functions. The BCM5216 may be connected to a


Original
PDF BCM5216 10/100BASE-TX/FX BCM5216 100BASE-FX BCM5208
Supplyframe Tracking Pixel