The Datasheet Archive

Top Results (6)

Part ECAD Model Manufacturer Description Datasheet Download Buy Part
SCT3030AR SCT3030AR ECAD Model ROHM Semiconductor 650V, 70A, 4-pin THD, Trench-structure, Silicon-carbide (SiC) MOSFET
SCT3060AR SCT3060AR ECAD Model ROHM Semiconductor 650V, 39A, 4-pin THD, Trench-structure, Silicon-carbide (SiC) MOSFET
SCT3105KR SCT3105KR ECAD Model ROHM Semiconductor 1200V, 24A, 4-pin THD, Trench-structure, Silicon-carbide (SiC) MOSFET
SCT3080KR SCT3080KR ECAD Model ROHM Semiconductor 1200V, 31A, 4-pin THD, Trench-structure, Silicon-carbide (SiC) MOSFET
SCT3080AR SCT3080AR ECAD Model ROHM Semiconductor 650V, 30A, 4-pin THD, Trench-structure, Silicon-carbide (SiC) MOSFET
SCT3040KR SCT3040KR ECAD Model ROHM Semiconductor 1200V, 55A, 4-pin THD, Trench-structure, Silicon-carbide (SiC) MOSFET

PIN diagram 7411 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
LC7416

Abstract: U741 IC 7415 transistor 2Fn CMOS 7411 IC 7411 7415 14 pins 7411 pin diagram vhs motor drum qcp_e
Text: . TOKYO IOI JAPAN 6105KI. TS JIJ No. 1852.1/9 11036613 LC7410, 7411 , 7415 Pin Anignment S s ¡Î 11 , TEST No. 1852-2/9 LC7410, 7411 , 7415 Internal Block Diagram r- Foqtavc^ Krac^j »L Qp D 0 0 , applications is specified. SP mode selection (VHS). No. 1052-4/9 LC7410, 7411 , 7415 Pin Name Pin No , output. IH="H", SP="H". No. 1852-5/9 LC7410, 7411 , 7415 Pin Name Pin No. Functions Input/Output , No. 1852 LC741 0,741 1,7415 HP SANYO C MOS LSI VTR (R/VHS) SERVO CIRCUIT The LC7410, 7411


OCR Scan
PDF LC741 LC7410, LA7110 100kohm 4-43MHz, LC7416 U741 IC 7415 transistor 2Fn CMOS 7411 IC 7411 7415 14 pins 7411 pin diagram vhs motor drum qcp_e
IC 7411

Abstract: T17A application IC 7411 ic and 3 input 7411 7411 pin diagram LA7411 pin diagram of 7411 DIP24S LA7411M MFP24S
Text: pins 11 and 12. "*" represents output pins. No.5108-3/5 LA7411, 7411 M Test Circuit Diagram Sample , Ordering number: EN 5108 i SA\YO No. 5108 Monolithic Linear IC LA7411, 7411 M Playback , LA7411, 7411 M Operating Conditions at Ta = 25 °C —■*:-—- Parameter Symbol Conditions Ratings , [PB Mode] T12: 5.0 V T10: Open T4: Open (PB) EP/SP sw30 MUTE Current consumption 'ccp Pin , DC offset avodc1 T7 CH1-CH2 0 -100 0 +100 mV 2.5 Envelope wave detection output pin


OCR Scan
PDF LA7411 LA7411M LA7420/30 IC 7411 T17A application IC 7411 ic and 3 input 7411 7411 pin diagram pin diagram of 7411 DIP24S MFP24S
TTL 7411

Abstract: PIN CONFIGURATION 7410 74LS11 function table TTL LS 7411 74 LS 00 Logic Gates LS 7411 74LS10 pin configuration TTL 7410 TTL 7410 AND propagation delay PIN CONFIGURATION 74ls10
Text: Signetics I 7410, 7411 , LS10, LS11, S10, S11 Gates I Triple Three-Input NAND ('10), AND ('11) Gates Product Specification Logic Products TYPE 7410 74LS10 74S10 7411 74LS11 74S11 TYPICAL , ISul 10Sul 74LS 1LSul 10LSul H = HIGH voltage level L « LOW voltage level PIN CONFIGURATION , Product Specification Gates 7410, 7411 , LS10, LS11, S10, S11 ABSOLUTE MAXIMUM RATINGS PARAMETER , 5 -3 1 Signetics Logic Products Product Specification Gates 7410, 7411 , LS10, LS11, S10


OCR Scan
PDF 74LS10 74S10 74LS11 74S11 N7410N, N74LS10N, N74S10N N7411N, N74LS11N, N74S11N TTL 7411 PIN CONFIGURATION 7410 74LS11 function table TTL LS 7411 74 LS 00 Logic Gates LS 7411 74LS10 pin configuration TTL 7410 TTL 7410 AND propagation delay PIN CONFIGURATION 74ls10
ATI-RS480M

Abstract: 6N131 LA-2771 ati sb400 NISSAN n14 1470804-2 drawing fuse N50 AMD Athlon 64 X2 4800 pin diagram Compal Electronics 2N151
Text: (DDR) 1 Thermal Sensor ADM1032 page 4 Mobile AMD Athlon 64 754 pin page 4, 5, 6, 7 , Issued Date 2005/03/01 Compal Secret Data Deciphered Date 2005/04/06 Title Block Diagram Size , @ ( for 45 level RTC battery ) VRAM@ ,2HDD@ , 7411 @ ,EXP@ ,17_EXP@ ,CIR@ ,D@ ,DOCK@,WL_LED@ AMD UMA FF 15.4" VRAM@ , 7411 @ ,EXP@ ,15_EXP@ ,CIR@ ,C@ ,15.4@(LED) ,DOCK@,WL_LED@ AMD UMA DF 15.4" S0 S1 S3


Original
PDF RS480M SB400 SP020022200 SP020024800. SP02000AO00 DC040001P00. ATI-RS480M 6N131 LA-2771 ati sb400 NISSAN n14 1470804-2 drawing fuse N50 AMD Athlon 64 X2 4800 pin diagram Compal Electronics 2N151
TTL 7411

Abstract: TTL 7410 PIN CONFIGURATION 7410 PIN CONFIGURATION 7411 74LS10 pin configuration 7410 pin configuration 74LS10 function table 7411 ttl pin configuration of 7410 LS 7411
Text: Signetics I 7410, 7411 , LS10, LS11, S10, S11 Gates Triple Three-Input NAND ('10), AND ('11 , (TOTAL) 7410 9ns 6mA 74LS10 10ns 1.2mA 74S10 3ns 12mA 7411 10ns 11mA 74LS11 9ns 2.6mA 74S11 5ns , (LSul) is 20jaA lIH and -0.4mA l|L. PIN CONFIGURATION '10, '11 December 4, 1985 LOGIC SYMBOL "10 , 7410, 7411 , LS10, LS11, S10, S11 ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperatures unless , Specification Gates 7410, 7411 , LS10, LS11, S10, S11 DC ELECTRICAL CHARACTERISTICS (Over recommended operating


OCR Scan
PDF 74LS10 74S10 74LS11 74S11 N7410N, N74LS10N, N74S10N N7411N, N74LS11N, N74S11N TTL 7411 TTL 7410 PIN CONFIGURATION 7410 PIN CONFIGURATION 7411 74LS10 pin configuration 7410 pin configuration 74LS10 function table 7411 ttl pin configuration of 7410 LS 7411
LM 7410

Abstract: No abstract text available
Text: Signetics I 7410, 7411 , LS10, LS11, S10, S11 Gates Logic Products Triple Three-Input , 7411 10ns 11mA 74LS11 9ns 2.6mA 74S11 5ns 19mA ORDERING CODE COMMERCIAL , m A l|[_, and 74LS unit load (LSui) is 20/jA Iih and -0 .4 m A In. PIN CONFIGURATION LOGIC , 853-0508 81501 Product Specification Signetics Logic Products Gates 7410, 7411 , LS10, LS11, S10 , Gates 7410, 7411 , LS10, LS11, S10, S11 DC ELECTRICAL CHARACTERISTICS (Over recommended


OCR Scan
PDF 74LS10 74S10 74LS11 74S11 N7410N, N74LS10N, N74S10N N7411N, N74LS11N, N74S11N LM 7410
TTL 7410

Abstract: 74LS11 function table 74LS10 pin configuration TTL 7410 AND propagation delay 7411 signetics
Text: Signetics I 7410, 7411 , LS10, LS11 S10, S11 Gates Triple Three-Input NAND ('10), AND ('11) Gates Product Specification Logic Products TYPE 7410 74LS10 74S1Û 7411 74LS11 74S11 TYPICAL , 50*iA I|h and -2.0m A Ijli and 74LS unit load (LSul) is 20#iA Iih and -0.4m A l|L. PIN , Gates 7410, 7411 , LS10, LS11, S10, S11 ABSOLUTE MAXIMUM RATINGS PARAMETER Vcc V|N l|N Supply , Gates 7410, 7411 , LS10, LS11, S10, S11 DC ELECTRICAL CHARACTERISTICS PARAMETER v 0H y 0L . ,K


OCR Scan
PDF 74LS10 74LS11 74S11 N7410N, N74LS10N, N74S10N N7411N, N74LS11N, N74S11N N74LS10D, TTL 7410 74LS11 function table 74LS10 pin configuration TTL 7410 AND propagation delay 7411 signetics
TTL 7410

Abstract: ua 7411 PIN CONFIGURATION 7410 PIN CONFIGURATION 7411 TTL 7411 74LS10 pin configuration 7411 pin configuration 74LS11 function table 74ls 7410 pin configuration
Text: Signetics I 7410, 7411 , LS10, LS11, S10, S11 Gates Triple Three-Input NAND (10), AND ('11 , (TOTAL) 7410 9ns 6mA 74LS10 10ns 1.2mA 74S10 3ns 12mA 7411 10ns 11mA 74LS11 9ns 2.6mA 74S11 5ns , load (LSul) is 20 iiA lIH and -0.4mA l|L. PIN CONFIGURATION LOGIC SYMBOL '10, '11 E Œ Œ «1 !Z , Specification Gates 7410, 7411 , LS10, LS11, S10, SU ABSOLUTE MAXIMUM RATINGS (Over operating free-air , Specification Gates 7410, 7411 , LS10, LS11, S10, S11 DC ELECTRICAL CHARACTERISTICS (Over recommended operating


OCR Scan
PDF 74LS10 74S10 74LS11 74S11 N7410N, N74LS10N, N74S10N N7411N, N74LS11N, N74S11N TTL 7410 ua 7411 PIN CONFIGURATION 7410 PIN CONFIGURATION 7411 TTL 7411 74LS10 pin configuration 7411 pin configuration 74LS11 function table 74ls 7410 pin configuration
2007 - IC 7411

Abstract: BCM5218KTB bcm 5903 ic 5218 a AVAGO phy SX-7210 SX-7411 FX mode ethernet schematic BCM 100BASE full duplex smartbits
Text: utilized here was supplied by Broadcom (Part No. TB5218). The board provides eight 40 PIN Medium , -7210 SX- 7411 * SX- 7411 * SX- 7411 SX- 7411 MT-RJ DUPLEX NIC FAST ETHERNET CABLE "Throughput" , , via Netcoms SX- 7411 (MT-RJ) and SX-7210 (MII) NIC cards with the evaluation board. The Netcom Systems , Results/Comments SX-7210 BCM5218 KTB SX- 7411 HFBR-5903 HFCT-5903E Full Duplex and Half Duplex


Original
PDF HFBR-5903/HFCT 5903E TB5218 BCM5218 TB5218) 100BASE-FX HFBR-5903/HFCT-5903E TB5218-TI1 IC 7411 BCM5218KTB bcm 5903 ic 5218 a AVAGO phy SX-7210 SX-7411 FX mode ethernet schematic BCM 100BASE full duplex smartbits
RECEIVER DSR 5012

Abstract: hp 54520a hp 33120a ISO 2110 EIA standards 763 digital multimeter circuit SP3508 SP3508CF RL141 pt 7313
Text: Product 1.4.4 15- pin DTE/DCE interface ISO 4903 1.4.5 25- pin DTE/DCE interface ISO 2110 1.4.6 34- pin DTE/DCE interface ISO 2593 1.4.7 37- pin DTE/DCE interface ISO 4902 1.4.8 DTE/DCE interface 1.4.9 , Results 6.2.1 15- pin DTE/DCE interface ISO 4903 6.2.2 25- pin DTE/DCE interface ISO 2110 21 21 36 , ) 315-5081 6.2.3 6.2.4 6.2.5 6.2.6 7 34- pin DTE/DCE interface ISO 2593 37- pin DTE/DCE interface , ) 315-5012 Fax +1 (763) 315-5081 1.4.4 15- pin DTE/DCE interface ISO 4903 (CCITT Recommendation X.21/V


Original
PDF TBR2/30451940 SP3508 SP3508CF thi60 RS530-A 001/04-Preliminary RECEIVER DSR 5012 hp 54520a hp 33120a ISO 2110 EIA standards 763 digital multimeter circuit RL141 pt 7313
2004 - Not Available

Abstract: No abstract text available
Text: * applies to dual output VCO. Pin Connections Port RF OUT V-CC V-TUNE kg 10 14 2 70.0 - 148.0 -23.0 -8.0 , 77.95 75.65 74.11 74.11 74.11 76.03 7.98 7.78 7.99 8.06 7.70 7.48 7.33 7.37 7.47 7.36 7.07 6.71 6.86


Original
PDF ROS-EDR4864/1
IC TTL 7432

Abstract: 74LS86 gate diagram 7411 3 INPUT AND gate IC 7432 7411 pin diagram 74LS266 IC 7486 74LS series logic gate symbols FL 9014 TTL 74126
Text: Lü D18 54/ 7411 , 54H/74H11, 54S/74S11, 54LS/74LS11, 54S/74S15, 54LS/74LS15 Vcc El El El [il El FI , D0 Di D2 D3 CP Oo Qi Q2 03 lltlfltl 3 2 6 7 11 10 14 15 Vcc = Pin 16 GND = Pin 8 DIGITAL -TTL , 19 18 Vcc = Pin 20 GND = Pin 10 D96 54LS/74LS399 3 4 6 5 11 12 14 13 Ila lob lib loc lie lod lid S CP Ob Vcc = Pin 16 GND = Pin 8 Od 10 15 D97 54LS/74LS574 2 3 4 5 11 ■1 ■Do CP Di d2 D3 04 ds De D? OE Oo 01 02 03 04 05 06 07 19 18 17 16 15 14 13 12 Vcc = Pin 20 GND = Pin 10


OCR Scan
PDF 54H/74H08, 54S/74S08, 54LS/74LS08 54S/74S09, 54LS/74LS09 54H/74H21 54LS/74LS21 54S/74S32 54LS/74LS32 54H/74H11, IC TTL 7432 74LS86 gate diagram 7411 3 INPUT AND gate IC 7432 7411 pin diagram 74LS266 IC 7486 74LS series logic gate symbols FL 9014 TTL 74126
DP704

Abstract: pin diagram of 7411 MD2114 DP7251 DP7411YI-00 memory 2114 ua 7411 CMOS 7411 MS-013 7411 pin diagram
Text: . FUNCTIONAL DIAGRAM PIN CONFIGURATION SOIC (W) (top view) TSSOP (Y) (top view) RH0 VCC 1 , DP 19 7411 18 VCC SI DP 19 7411 18 NC A1 8 17 SCK NC 8 17 NC , . No. MD-2114 Rev. J DP7411 PIN DESCRIPTIONS SI: Serial Input Pin SOIC Pin TSSOP Name 1 19 VCC 2 20 RL0 SO: Serial Output SO is the serial data output pin . This pin is , Chip Select SCK: Serial Clock SCK is the serial clock pin . This pin is used to synchronize the


Original
PDF DP7411 DP7411 MD-2114 DP704 pin diagram of 7411 MD2114 DP7251 DP7411YI-00 memory 2114 ua 7411 CMOS 7411 MS-013 7411 pin diagram
ALU IC 74181

Abstract: 74181 ic pin diagram DS 7409 7480 full adder 1 bit 74LS86 full adder IC 74181 7411 3 INPUT AND gate TTL 74ls83 pin diagram of 7411 logic diagram of 7432
Text: Lü D18 54/ 7411 , 54H/74H11, 54S/74S11, 54LS/74LS11, 54S/74S15, 54LS/74LS15 Vcc El El El [il El FI , D0 Di D2 D3 CP Oo Qi Q2 03 lltlfltl 3 2 6 7 11 10 14 15 Vcc = Pin 16 GND = Pin 8 DIGITAL -TTL , 19 18 Vcc = Pin 20 GND = Pin 10 D96 54LS/74LS399 3 4 6 5 11 12 14 13 Ila lob lib loc lie lod lid S CP Ob Vcc = Pin 16 GND = Pin 8 Od 10 15 D97 54LS/74LS574 2 3 4 5 11 ■1 ■Do CP Di d2 D3 04 ds De D? OE Oo 01 02 03 04 05 06 07 19 18 17 16 15 14 13 12 Vcc = Pin 20 GND = Pin 10


OCR Scan
PDF 54H/74H08, 54S/74S08, 54LS/74LS08 54S/74S09, 54LS/74LS09 54H/74H21 54LS/74LS21 54S/74S32 54LS/74LS32 54H/74H11, ALU IC 74181 74181 ic pin diagram DS 7409 7480 full adder 1 bit 74LS86 full adder IC 74181 7411 3 INPUT AND gate TTL 74ls83 pin diagram of 7411 logic diagram of 7432
ISO 2110

Abstract: ISO-2110 CABLE HP6235A hp 54520a digital IC 7411 specification LTC Tester IC 7412 HP54520A 25pole 7412 circuit
Text: System under Test (SUT) 1.4.2 Description of Product 1.4.3 15- pin DTE/DCE interface ISO 4903 1.4.4 25- pin DTE/DCE interface ISO 2110 1.4.5 34- pin DTE/DCE interface ISO 2593 1.4.6 37- pin DTE/DCE interface ISO , Environment 6.2.1 15- pin DTE/DCE 6.2.2 25- pin DTE/DCE 6.2.3 34- pin DTE/DCE 6.2.4 37- pin DTE/DCE 13 , under Test (SUT) SUT Configuration Circuit Board with DTE or DCE Pin name identifiers for testing (PC , i ' f Pa^ M N 55112 Fax. +1 (612) 639-0873 1.4.3 15- pin DTE/DCE interface ISO 4903 (CCITT


OCR Scan
PDF CTR2/071601/98 CTR2/071601/98 L004E003 ISO 2110 ISO-2110 CABLE HP6235A hp 54520a digital IC 7411 specification LTC Tester IC 7412 HP54520A 25pole 7412 circuit
7411 pin diagram

Abstract: TTL 7408 DS 7409 74LS574 CI 7408 7407 connection diagram 74LS386 TTL 7408 DIAGRAMS 74LS08 PIN CI 74LS08
Text: Oo Qi Q2 03 lltlfltl 3 2 6 7 11 10 14 15 Vcc = Pin 16 GND = Pin 8 DIGITAL -TTL D94 9386 , = Pin 20 GND = Pin 10 D96 54LS/74LS399 3 4 6 5 11 12 14 13 Ila lob lib loc lie lod lid S CP Ob Vcc = Pin 16 GND = Pin 8 Od 10 15 D97 54LS/74LS574 2 3 4 5 11 ■1 ■Do CP Di d2 D3 04 ds De D? OE Oo 01 02 03 04 05 06 07 19 18 17 16 15 14 13 12 Vcc = Pin 20 GND = Pin 10 10-9- D98 54LS/74LSS02 s Qd CP CC o7 o6 Q5 Q4 Q3 Q2 Q, O0 15 14 13 12 11 6 5 4 3 Vcc = Pin 16 GND = Pin 8 D99 54LS


OCR Scan
PDF 54LS/74LS379 74LS266, 54LS/74LS386 54LS/74LS398 54LS/74LS399 54LS/74LS574 54LS/74LSS02 O04S09 54LS/74LS11 54H/74H11 7411 pin diagram TTL 7408 DS 7409 74LS574 CI 7408 7407 connection diagram 74LS386 TTL 7408 DIAGRAMS 74LS08 PIN CI 74LS08
2005 - block diagram of decoder of h.264

Abstract: mpeg2 hd decoder chip diagram Broadcom BCM7411 BCM7411 BCM7038 package h.264 full hd video processor h.264 decoder BCM7038 BT656
Text: set-tops HD DVD players DVR (playback) Portable multimedia players Block Diagram Control/Status , OVERVIEW Video Decoder Block Diagram CABAC H.264 or MPEG-2 Coded Stream H.264 Programmable , Storage temperature ­30 to +125 °C Package type 336- pin Ball grid array Package size , CORPORATION. All rights reserved. 7411 -PB03-R 02/17/05 Phone: 949-450-8700 Fax: 949-450-8710 E-mail


Original
PDF BCM7411 1080i 1080i BCM7038 BCM7411 7411-PB03-R block diagram of decoder of h.264 mpeg2 hd decoder chip diagram Broadcom BCM7411 BCM7038 package h.264 full hd video processor h.264 decoder BCM7038 BT656
2004 - Not Available

Abstract: No abstract text available
Text: players Block Diagram Control/Status 16-bit I/O 32-bit DDR SDRAM PCI 2.2 GPIO/SPI , Transport Processor SPDIF I2S x 2 OVERVIEW Video Decoder Block Diagram CABAC H.264 or MPEG , temperature 0 to 70 °C Storage temperature –30 to +125 °C Package type 336- pin , © 2004 by BROADCOM CORPORATION. All rights reserved. 7411 -PB02-R 12/07/04 Phone


Original
PDF BCM7411 1080i 1080i BCM7411 7411-PB02-R
2004 - 130432

Abstract: 170125
Text: * applies to dual output VCO. Pin Connections Port RF OUT V-CC V-TUNE kg 10 14 2 48.0 - 102.0 -22.0 -7.0 , 1513.02 86.53 80.38 87.81 89.22 94.08 101.38 100.48 101.25 93.44 95.74 90.62 86.02 81.41 74.11 74.11 68.74


Original
PDF ROS-EDR4920 Pu735 130432 170125
2005 - Not Available

Abstract: No abstract text available
Text: ) Portable multimedia players Block Diagram Control/Status 16-bit I/O 32-bit DDR SDRAM PCI 2.2 , 336- pin Ball grid array Package size 27 × 27 mm Broadcom®, the pulse logo, Connecting , . 7411 -PB05-R 12/07/05 Phone: 949-450-8700 Fax: 949-450-8710 E-mail: info@broadcom.com Web


Original
PDF BCM7411 1080i 1080i 336-pin 7411-PB05-R
RC4131

Abstract: RC4131T RC4131NB ci 7411 RM4131 RM4131T pin diagram of 7411 7411 and RM709 LM107
Text: using the planar epitaxial process. Designed as a pin for pin replacement for the RM709, they are also direct replacements for the 7411 and LM107. Relative to these latter units, the RC4131/RM4131 features , DIAGRAM DESIGN FEATURES • 50nA Maximum Input Bias Current • 10nA Maximum Input Offset Current â , ±20V • 88dB Minimum Gain ±3V to ±20V, -55°C to +125°C TE (TO -99) NB PIN FUNCTION Metal Can


OCR Scan
PDF RC4131/RM4131 RM709, LM107. RM4131 -10Vin RC4131 RC4131T RC4131NB ci 7411 RM4131T pin diagram of 7411 7411 and RM709 LM107
2007 - BCM7411

Abstract: broadcom mips BCM7038 package Broadcom BCM7411 BCM7038 h.264 decoder block diagram of decoder of h.264 h.264 cavlc BCM70 H.264 video over ip
Text: players BCM7411 Block Diagram Control/Status 16-bit I/O 32-bit DDR SDRAM PCI 2.2 GPIO/SPI , supports Main Profile up to high level at 125 Mbps. Package Information Package type Package size 336- pin , 92619-7013 © 2007 by BROADCOM CORPORATION. All rights reserved. 7411 -PB07-R 02/14/07 Phone: 949-450-8700


Original
PDF BCM7411 1080i 1080i BCM7038 336-pin 7411-PB07-R BCM7411 broadcom mips BCM7038 package Broadcom BCM7411 BCM7038 h.264 decoder block diagram of decoder of h.264 h.264 cavlc BCM70 H.264 video over ip
transistor 7412

Abstract: IC 7412 IC 7408 ti 7411 3 INPUT AND gate IC 7408 MAX7408 cd 7411 IC 7408 not gate X7408 ic 7408 4 st and
Text: 7408/M A X 7411 ) or +3V (M AX7412/M AX7415) supply. The d evices draw only 1.2mA of supply current and , clocking for tig h te r c u to ff-fre q u e n cy control. An o ffse t-a d ju st pin allows for adjustment , (shutdown mode) Available in 8- Pin pMAX/DIP Packages Low Output Offset: ±4mV MAX7408/MAX7411/MAX 7412 , +3 r = 1.25 r= 1 .6 r = 1.25 Ty p ic a l O p e r a t in g Circuit VsUFPLY Pin Co n fig , . 1sec Continuous Power Dissipation (T a = +70°C) 8 - Pin DIP (derate 6.90mW/°C above + 7 0 °C


OCR Scan
PDF AX7408/MAX7411/MAX7412/MAX7415 7408/M AX7412/M AX7415) 15kHz, MS001-XX HD-058AB transistor 7412 IC 7412 IC 7408 ti 7411 3 INPUT AND gate IC 7408 MAX7408 cd 7411 IC 7408 not gate X7408 ic 7408 4 st and
LC7818

Abstract: No abstract text available
Text: 0.5 vE e V dD 2 V ee V dd V e e - v ss b a c k u p Pin Assignment At 1 â , 1 • IS 1 SOURCE 2 0UT1 T 24 1 OUT 2 LC 7411 1 C2 TM1 ( 23 TM2 , D 1 1 7S S 22T « T S A J LC7818 SANYO Pin Description Pin Name V DO V SS V ee A 1 / B1 C1/D1 E 1/TM 1 A2/82 C 2/ D2 E 2/ TM2 Pin No. SEMICONDUCTOR Input/Output Configuration 22 16 9 1/2 3,4 5,8 CORP Function ■Power supply pin Single supply (+): V s s


OCR Scan
PDF DQ117S3 I636B LC7818
2001 - Socket 754

Abstract: AMD athlon socket 754 AMD socket s1 amd athlon 64 socket 754 AMD Socket 754 socket s1 Advanced Micro Devices EIA 364-60 EIA-364-103 socket S1 AMD Socket S1 PIN LAYOUT
Text: . 9 Figure 2. 754- Pin µOPGA Package Drawing , . 23 Figure 6. Pin Configuration for the Maxwell Capacitance and Partial Inductance Matrix , . 31 Figure 9. Pin Configurations for the Propagation Delay Skew Measurements of Single-Ended , applications using an AMD AthlonTM 64 processor. Socket 754 is a Zero Insertion Force (ZIF) Micro Pin Grid , Grid Array µPGA Micro Pin Grid Array M Mega-Ohm mA Milliampere mV Millivolt


Original
PDF EIA-364-23 Alloy-194 Alloy-194­ EIA-364-70 EIA-364-20 Socket 754 AMD athlon socket 754 AMD socket s1 amd athlon 64 socket 754 AMD Socket 754 socket s1 Advanced Micro Devices EIA 364-60 EIA-364-103 socket S1 AMD Socket S1 PIN LAYOUT
Supplyframe Tracking Pixel