The Datasheet Archive

P-LQFP52-10 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
PLQP0052JA-A

Abstract: 52P6A-A
Text: 0.32 0.37 0.30 0.145 0.20 0.125 8° 0.65 0.13 0.10 1.1 1.1 0.5 0.65 1.0 - , JEITA Package Code P-LQFP52-10x10-0.65 RENESAS Code PLQP0052JA-A Previous Code 52P6A-A MASS[Typ.] 0.3g HD *1 D 39 27 40 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. 26 bp c1 c E *2 HE b1 Reference Symbol 14 1 Terminal cross section ZE 52 13 ZD Index mark A A2 c


Original
PDF P-LQFP52-10x10-0 PLQP0052JA-A 52P6A-A 20QP0052JA-A PLQP0052JA-A 52P6A-A
P-LQFP52-10

Abstract: No abstract text available
Text: LOW PROFILE QUAD FLAT PACKAGE FUJITSU SEMICONDUCTOR DATA SHEET 52 PIN PLASTIC FPT-52P-M01 52-pin plastic LQFP Lead pitch 0.65 mm Package width × package length 10.0 × 10.0 mm Lead shape Gullwing Sealing method Plastic mold Mounting height 1.70 mm Max Code (Reference) P-LQFP52-10×10-0.65 (FPT-52P-M01) 52-pin plastic LQFP (FPT-52P-M01) Note 1) * : These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating


Original
PDF FPT-52P-M01 52-pin P-LQFP52-10 FPT-52P-M01) F52001S-c-1-1
2005 - pu2k

Abstract: RC 4559 DD 4559Group w41 transistor M34559G6 code C3J
Text: 1 Support Product ROM size (× 10 bits) 6144 words 6144 words RAM size (× 4 bits) 288 words 288 words Package PLQP0052JA-A PLQP0052JA-A QzROM QzROM REJ03B0172-0001 Rev.0.01 Nov 10 , 2005 · Key-on , 16 SEG 15 SEG 14 SEG 13 SEG 12 SEG 11 30 SEG 10 29 39 38 37 36 35 , 51 52 10 11 12 13 1 2 3 4 5 6 7 8 9 26 25 24 23 22 M34559G6FP M34559G6-XXXFP 21 20 19 18 17 , -A) Fig 1. Pin configuration (PLQP0052JA-A type) Rev.0.01 Nov 10 , 2005 REJ03B0172-0001 Page 1 of


Original
PDF REJ03B0172-0001 pu2k RC 4559 DD 4559Group w41 transistor M34559G6 code C3J
2007 - transistor p02

Abstract: SKs TRANSISTOR SKs 22 TRANSISTOR LCD Power Supply sks 46 M3455AGC PLQP0052JA-A "LCD Power Supply" SKs 48 TRANSISTOR
Text: (fixed dividing frequency) Table 1 Support Product Part number ROM size (× 10 bits) RAM size (× 4 , SEG 10 29 39 38 37 36 35 34 33 32 31 28 P11/SEG21 P12/SEG22 P13 , 9 SEG 8 40 41 42 43 44 45 46 47 48 49 50 51 52 10 11 12 13 1 2 3 4 5 6 7 8 9 26 25 24 23 , 8192/12288 words × 10 bits Watchdog timer (16 bits) 4500 series CPU core ALU (4 bits) Register , M3455AGC 138 0.5 µs (Oscillation frequency 6 MHz: high-speed through mode) 8192 words × 10 bits 12288 words


Original
PDF REJ03B0214-0001 transistor p02 SKs TRANSISTOR SKs 22 TRANSISTOR LCD Power Supply sks 46 M3455AGC PLQP0052JA-A "LCD Power Supply" SKs 48 TRANSISTOR
2009 - r5f21355dnfp

Abstract: PLQP0052JA-A 01F1H R5F21355D 52P6A-A R5F21355DDFP 017BH
Text: change. R8C/35D Group RENESAS MCU REJ03B0286-0001 Rev.0.01 Sep 10 , 2009 1. 1.1 Overview , -0001 Rev.0.01 Sep 10 , 2009 Page 1 of 23 Under development Preliminary specification Specifications , ), multiprocessor communication function 10 -bit resolution × 12 channels, includes sample and hold function, with , UART2 REJ03B0286-0001 Rev.0.01 Sep 10 , 2009 Page 2 of 23 Under development Preliminary , mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 µA (VCC = 3.0 V


Original
PDF R8C/35D REJ03B0286-0001 r5f21355dnfp PLQP0052JA-A 01F1H R5F21355D 52P6A-A R5F21355DDFP 017BH
2007 - R5F21355ANFP

Abstract: 0084H
Text: (XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V) 500 ns (f(XIN) = 2 MHz , I2C-bus) 1 (shared with SSU) Hardware LIN: 1 (timer RA, UART0) 10 -bit resolution × 12 channels, includes , erasure voltage: VCC = 2.7 to 5.5 V · Programming and erasure endurance: 10 ,000 times (data flash) 1,000 , ) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) f(XIN) = 2 MHz (VCC = 1.8 to 5.5 V) TBD (VCC = 5.0 V, f(XIN) = 20 MHz) TBD (VCC = 3.0 V, f(XIN) = 10 MHz) TBD (VCC = 3.0 V


Original
PDF R8C/35A REJ03B0225-0001 R5F21355ANFP 0084H
2009 - R5F21358CN

Abstract: 2C45h R5F21358CNFP R5F21355cnfp R5F21356CNFP R5F2135CCNFP R5F21357CNFP R5F2135ACNFP R5F21357CDFP R5F2135ACN
Text: (shared with I2C-bus) 1 (shared with SSU) Hardware LIN: 1 (timer RA, UART0) 10 -bit resolution × 12 , Programming and erasure voltage: VCC = 2.7 to 5.5 V · Programming and erasure endurance: 10 ,000 times (data , . 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 µA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz) Typ. 2.0 , 4 Kbytes 6 Kbytes 8 Kbytes 10 Kbytes 1.5 Kbytes 2 Kbytes 2.5 Kbytes 4 Kbytes 6 Kbytes 8 Kbytes 10 , , 10 mm square body) Classification N: Operating ambient temperature -20°C to 85°C D: Operating ambient


Original
PDF R8C/35C REJ03B0283-0001 R5F21358CN 2C45h R5F21358CNFP R5F21355cnfp R5F21356CNFP R5F2135CCNFP R5F21357CNFP R5F2135ACNFP R5F21357CDFP R5F2135ACN
2006 - MB95F118BW

Abstract: No abstract text available
Text: consumption (standby) modes. • 8/ 10 -bit A/D converter • 8-bit or 10 -bit resolution can be selected â , Reset generated cycle At main oscillation clock 10 MHz : Minimum 105 ms At sub oscillation clock , available as the LIN master or LIN slave. 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be , 9 29 RST P31/AN01 10 28 PG1/X0A* P30/AN00 11 27 PG2/X1A* AVss 12 , 30 P00/INT00 P33/AN03 8 29 RST P32/AN02 9 28 PG1/X0A* P31/AN01 10


Original
PDF
2006 - Not Available

Abstract: No abstract text available
Text: consumption (standby) modes. · 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected. · LCD , oscillation clock 4 MHz) Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub , slave. Peripheral functions UART/SIO LIN-UART 8/ 10 -bit A/D converter 8-bit or 10 , P11/UO0 P10/UI0 1 2 3 4 5 6 7 8 9 10 11 12 (TOP VIEW) (FPT-48P-M26) 36 35 34 33 32 31 30 29 28 , NC P67/SEG15/SIN P14/PPG0 P13/TRG0/ADTG P12/UCK0 P11/UO0 P10/UI0 1 2 3 4 5 6 7 8 9 10 11 12 13


Original
PDF DS07-12613-2E MB95150M MB95F156M/F156N/F156J/FV100D-103 16-bit F0701
2006 - PPS10

Abstract: No abstract text available
Text: ) modes. · 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected. · LCD controller (LCDC) · 16 , , 32.8 ms (at main oscillation clock 4 MHz) Reset generated cycle At main oscillation clock 10 MHz : Min , or LIN slave. Peripheral functions UART/SIO LIN-UART 8/ 10 -bit A/D converter 8-bit or 10 , P11/UO0 P10/UI0 1 2 3 4 5 6 7 8 9 10 11 12 (TOP VIEW) (FPT-48P-M26) 36 35 34 33 32 31 30 29 28 , NC P67/SEG15/SIN P14/PPG0 P13/TRG0/ADTG P12/UCK0 P11/UO0 P10/UI0 1 2 3 4 5 6 7 8 9 10 11 12 13


Original
PDF DS07-12613-1E MB95150M MB95F156M/F156N/FV100D-103 16-bit 8/16-bit 8/16-bit F0609 PPS10
2006 - MB95F118NS

Abstract: MB95110M MB95F118NSPMC MB95117MPMC sot 95 MC-8FX PPS10 MB95117M sck 103 capacitor SA8 357
Text: low-power consumption (standby) modes. · 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected , Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 , LIN master or LIN slave. Peripheral functions 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution , 33 NC P34/AN04 8 32 P00/INT00 P33/AN03 9 31 RST P32/AN02 10 30 , * P65/SCK K 2 P66/SOT 3 P67/SIN 4 P35/AN05 8 P34/AN04 9 P33/AN03 10


Original
PDF DS07-12611-1E MB95110M MB95117M/F114MS/F114NS/F116MS/F116NS/ 118MS/F118NS/F114MW/F114NW/F116MW/F116NW/ MB95F118MW/F118NW/FV100D-103 16-bit F0608 MB95F118NS MB95F118NSPMC MB95117MPMC sot 95 MC-8FX PPS10 MB95117M sck 103 capacitor SA8 357
2010 - R5F21355

Abstract: r5f21355dnfp R5F21355DNF PLQP0052JA-A R5F21355D R5F21356DNFP
Text: synchronous serial I/O/UART, I2C mode (I2C-bus), multiprocessor communication function 10 -bit resolution × , = 1.8 to 5.5 V) Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 , No. R 5 F 21 35 6 D N FP Package type: FP: PLQP0052JA-A (0.65 mm pin-pitch, 10 mm square body , on-chip oscillator for watchdog timer A/D converter ( 10 bits × 12 channels) Voltage detection , view) 49 50 17 16 15 51 14 52 2 3 4 5 6 7 8 9 10 11 12 13


Original
PDF R8C/35D REJ03B0286-0100 R5F21355 r5f21355dnfp R5F21355DNF PLQP0052JA-A R5F21355D R5F21356DNFP
2006 - Not Available

Abstract: No abstract text available
Text: €¢ 8/ 10 -bit A/D converter × 8 channels 8-bit or 10 -bit resolution can be selected. • LCD , main oscillation clock 4 MHz) Watchdog timer Reset generated cycle At main oscillation clock 10 , capable LIN functions available as the LIN master or LIN slave. 8/ 10 -bit A/D converter 8-bit or 10 , /COM2 PA1/COM1 (TOP VIEW) 1 2 3 4 5 6 7 8 9 10 11 12 LQFP-48 36 35 34 33 32 , -12613-4E 7 1 2 3 4 5 6 7 8 9 10 11 12 13 52 51 50 49 48 47 46 45 44 43 42 41 40


Original
PDF DS07-12613-4E MB95150M MB95156M/F156M/F156N/F156J/FV100D-103 16-bit
2006 - MB95F118H

Abstract: No abstract text available
Text: consumption (standby) modes. · 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected · Low-power , machine clock frequency 10 MHz) : 0.9 µs (at machine clock frequency 10 MHz) General purpose I/O ports , generated cycle At main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz (for dual , rate : 2400 bps to 1250000 bps (at machine clock 10 MHz) NRZ type transfer format, error detected , LIN-UART 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected. (8 channels) Each channel of


Original
PDF DS07-12605-1E MB95110H MB95117H/F118HS/F118TS/F118HW/F118TW/ MB95FV100B-103 16-bit F0607 MB95F118H
2006 - MB95110B

Abstract: MB95116B MB95F118BS MB95F118BW MB95FV100D-101
Text: be used to recover from low-power consumption (standby) modes. · 8/ 10 -bit A/D converter · 8-bit or 10 -bit resolution can be selected · Low-power consumption (standby) mode · Stop mode · Sleep mode , clock 4 MHz) Watchdog timer Reset generated cycle At main oscillation clock 10 MHz : Minimum 105 , functions available as the LIN master or LIN slave. 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution , 10 28 PG1/X0A* P30/AN00 11 27 PG2/X1A* AVss 12 26 PG0 25 Vcc


Original
PDF DS07-12615-1E MB95110B MB95116B/F118BS/F118BW/FV100D-101 16-bit F0612 MB95116B MB95F118BS MB95F118BW MB95FV100D-101
2010 - Not Available

Abstract: No abstract text available
Text: ), multiprocessor communication function 10 -bit resolution × 12 channels, includes sample and hold function, with , ) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 µA (VCC = 3.0 V, wait mode (f(XCIN , type: FP: PLQP0052JA-A (0.65 mm pin-pitch, 10 mm square body) Classification N: Operating ambient , oscillator for watchdog timer A/D converter ( 10 bits × 12 channels) Voltage detection circuit , 15 51 14 52 2 3 4 5 6 7 8 9 10 11 12 13 P5_6(/TRAO) P3_2(/INT1


Original
PDF R8C/35D REJ03B0286-0100
2006 - MB95150M

Abstract: MB95156M MB95F156M MB95F156N BGA-224P
Text: (standby) modes. · 8/ 10 -bit A/D converter × 8 channels 8-bit or 10 -bit resolution can be selected. · LCD , clock 4 MHz) Watchdog timer Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms , LIN functions available as the LIN master or LIN slave. 8/ 10 -bit A/D converter 8-bit or 10 , 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 P61/SEG09/PPG11 P62/SEG10/TO10 P63 , P11/UO0 P10/UI0 8 1 2 3 4 5 6 7 8 9 10 11 12 13 LQFP-52 (FPT-52P-M01) 39 38


Original
PDF DS07-12613-3E MB95150M MB95156M/F156M/F156N/F156J/FV100D-103 16-bit F0708 MB95156M MB95F156M MB95F156N BGA-224P
2006 - MB95F118NS

Abstract: MB95110M MB95117M MB95F114MS F5200
Text: edges can be selected) · Can be used to recover from low-power consumption (standby) modes. · 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected · Low-power consumption (standby) mode · , main oscillation clock 4 MHz) Watchdog timer Reset generated cycle At main oscillation clock 10 , MB95F118NS MB95F118MW/ MB95F118NW MB95F118JS MB95F118JW 8/ 10 -bit A/D converter (8 channels , transfer capable. LIN functions available as the LIN master or LIN slave. 8-bit or 10 -bit resolution can


Original
PDF DS07-12611-2E MB95110M 114MS/F114NS/F114JS/F116MS/F116NS/F116JS/ 118MS/F118NS/F118JS/F114MW/F114NW/F114JW/ NW/F116JW/F118MW/F118NW/F118JW/FV100D-103 16-bit F0611 MB95F118NS MB95117M MB95F114MS F5200
2006 - MB95116B

Abstract: 95F118 MB95110B MB95F118BS MB95F118BW MB95FV100D-101
Text: recover from low-power consumption (standby) modes. · 8/ 10 -bit A/D converter · 8-bit or 10 , ) Watchdog timer Reset generated cycle At main oscillation clock 10 MHz : Minimum 105 ms At sub , available as the LIN master or LIN slave. 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be , 10 28 PG1/X0A* P30/AN00 11 27 PG2/X1A* AVss 12 26 PG0 25 Vcc , 29 RST P32/AN02 9 28 PG1/X0A* P31/AN01 10 27 PG2/X1A* P30/AN00 11


Original
PDF DS07-12615-1Ea MB95110B MB95116B/F118BS/F118BW/FV100D-101 16-bit MB95116B 95F118 MB95F118BS MB95F118BW MB95FV100D-101
2006 - Not Available

Abstract: No abstract text available
Text: used to recover from low-power consumption (standby) modes. · 8/ 10 -bit A/D converter · 8-bit or 10 , generated cycle At main oscillation clock 10 MHz : Minimum 105 ms At sub oscillation clock 32.768 kHz (for , LIN-UART 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected. (8 channels) (Continued , P33/AN03 P32/AN02 P31/AN01 P30/AN00 AVss 1 2 3 4 5 6 7 8 9 10 11 12 13 AVcc 48 47 46 45 , 4 5 6 7 8 9 10 11 12 P07/INT07 P14/PPG0 P12/UCK0 P63/TO11 P62/TO10 P11/UO0 P64


Original
PDF DS07-12615-2E MB95110B MB95116B/F118BS/F118BW/FV100D-101 16-bit
2006 - Not Available

Abstract: No abstract text available
Text: €¢ Can be used to recover from low-power consumption (standby) modes. • 8/ 10 -bit A/D converter × 8 channels 8-bit or 10 -bit resolution can be selected. • LCD controller (LCDC) • 16 SEG × 4 COM (Max , clock 4 MHz) Watchdog timer Reset generated cycle At main oscillation clock 10 MHz : Min 105 ms , LIN functions available as the LIN master or LIN slave. 8/ 10 -bit A/D converter 8-bit or 10 , /COM2 PA1/COM1 (TOP VIEW) 1 2 3 4 5 6 7 8 9 10 11 12 LQFP-48 36 35 34 33 32


Original
PDF
2006 - Not Available

Abstract: No abstract text available
Text: 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected. · LCD controller (LCDC) · 16 SEG , Interrupt processing time General-purpose I/O port (CMOS) Reset generated cycle At main oscillation clock 10 , : 136 : 8 bits : 1 to 3 bytes : 1, 8, and 16 bits : 0.1 µs (at machine clock frequency 10 MHz) : 0.9 µs (at machine clock frequency 10 MHz) : 39 ports MB95F156T CPU functions Ports (Max 39 ports , generator Transfer rate : 2400 bps to 1250000 bps (at machine clock 10 MHz) NRZ type transfer format, error


Original
PDF DS07-12607-1E MB95150H MB95F156H/F156T/FV100B-103 16-bit 8/16-bit F0607
2006 - Not Available

Abstract: No abstract text available
Text: 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected. · LCD controller (LCDC) · 16 SEG , Interrupt processing time General-purpose I/O port (CMOS) Reset generated cycle At main oscillation clock 10 , : 136 : 8 bits : 1 to 3 bytes : 1, 8, and 16 bits : 0.1 µs (at machine clock frequency 10 MHz) : 0.9 µs (at machine clock frequency 10 MHz) : 39 ports MB95F156T CPU functions Ports (Max 39 ports , generator Transfer rate : 2400 bps to 1250000 bps (at machine clock 10 MHz) NRZ type transfer format, error


Original
PDF DS07-12607-2E MB95150H MB95F156H/F156T/FV100B-103 16-bit 8/16-bit 8/16-bit F0609
2006 - Not Available

Abstract: No abstract text available
Text: low-power consumption (standby) modes. • 8/ 10 -bit A/D converter • 8-bit or 10 -bit resolution can be , ) Watchdog timer Reset generated cycle At main oscillation clock 10 MHz : Minimum 105 ms At sub , functions available as the LIN master or LIN slave. 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution , 9 29 RST P31/AN01 10 28 PG1/X0A* P30/AN00 11 27 PG2/X1A* AVss 12 , 30 P00/INT00 P33/AN03 8 29 RST P32/AN02 9 28 PG1/X0A* P31/AN01 10


Original
PDF DS07-12615-3E MB95110B MB95116B/F118BS/F118BW/FV100D-101 16-bit
2006 - MB95156

Abstract: No abstract text available
Text: ) modes. · 8/ 10 -bit A/D converter × 8 channels 8-bit or 10 -bit resolution can be selected. · LCD , main oscillation clock 10 MHz : Min 105 ms At sub oscillation clock 32.768 kHz : Min 250 ms Capable of , ) LIN-UART (1 channel) 8/ 10 -bit A/D converter 8-bit or 10 -bit resolution can be selected. (8 channels) COM , 7 8 9 10 11 12 48 47 46 45 44 43 42 41 40 39 38 37 LQFP-48 36 35 34 33 32 31 30 29 28 27 26 , P66/SEG14/SOT NC P67/SEG15/SIN P14/PPG0 P13/TRG0/ADTG P12/UCK0 P11/UO0 P10/UI0 1 2 3 4 5 6 7 8 9 10 11


Original
PDF DS07-12613-4E MB95150M MB95156M/F156M/F156N/F156J/FV100D-103 16-bit MB95156
Supplyframe Tracking Pixel