The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LT1358IS8 Linear Technology LT1358 - Dual 25MHz, 600V/µs Op Amps; Package: SO; Pins: 8; Temperature Range: -40°C to 85°C
LT1358CS8#PBF Linear Technology LT1358 - Dual 25MHz, 600V/µs Op Amps; Package: SO; Pins: 8; Temperature Range: 0°C to 70°C
LT1358CS8#TRPBF Linear Technology LT1358 - Dual 25MHz, 600V/µs Op Amps; Package: SO; Pins: 8; Temperature Range: 0°C to 70°C
LT1359IS#PBF Linear Technology LT1359 - Quad 25MHz, 600V/µs Op Amps; Package: SO; Pins: 16; Temperature Range: -40°C to 85°C
LT1358IS8#TR Linear Technology LT1358 - Dual 25MHz, 600V/µs Op Amps; Package: SO; Pins: 8; Temperature Range: -40°C to 85°C
LT1359CS Linear Technology LT1359 - Quad 25MHz, 600V/µs Op Amps; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C

OSC 25MHz Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2008 - S2S65P10

Abstract:
Text: and CPU work LAN card OSC 25MHz I/P CONVERSION IC (S2S65P10) FOR MULTIMEDIA VIDEO INPUT , S1S65010 APPLICATION EXAMPLE 32.768kHz OSC Camera module Image capture Flash ROM 2


Original
PDF S1S65010 S1S65010 S2S65P10 jpeg encoder OSC 25MHz S1S65000 wireless vga camera circuit jpeg VGA encoder BT656 to jpeg BT656 ARM720T
1998 - OSC 25MHz

Abstract:
Text: ] RXER Gnd Gnd RXDV RXCLK RXER TXEN TXCLK Osc , 25MHz 3 PM3370 APPLICATION NOTE


Original
PDF PM3370 PMC-980568 PM-960568 OSC 25MHz PMC-980568 9805 MII switch PM3370
tip21

Abstract:
Text: Voltage : 4.5V to 5.5V: 20MHz max. ( OSC=2.5MHz x8) 3.5V to 5.5V: 20MHz max. ( OSC=2.5MHz x8, without A/D , 4ch, 10-bit x 4ch 39 20MHz (Resonator clock 2.5MHz ) 4.5 to 5.5V(@20MHz) 3.5 to 5.5V(@20MHz


Original
PDF TIP20/P16 INTP1/P01 TIQ01/TOQ01/P10 TIQ03/TOQ03/P12 EVTQ0/P14 INTP0/P00 V850ES/IE2 tip21 PD70F3713 PD70F3714 V850ES
2005 - OSC 25MHz

Abstract:
Text: channels + 4 channels ( 2ch A/D macro ) Operation Voltage : 4.5V to 5.5V: 20MHz max. ( OSC=2.5MHz x8) 3.5V to 5.5V: 20MHz max. ( OSC=2.5MHz x8, without A/D converter) Package : 64-pin LQFP (14 x 14mm, 0.8mm , Watchdog timer x 1 ch CSI x 1 ch UART x 2 ch 10-bit x 4ch, 10-bit x 4ch 39 20MHz (Resonator clock 2.5MHz


Original
PDF V850ES/IE2 32-BIT V850ES/IE2 V850ES 20MHz PD70F3713 OSC 25MHz TIP20 TIP21
1997 - AB1205-5

Abstract:
Text: 61 60 AS244/1 54 OSC ~ 25Mhz Daisychaining the AB-1205-5 -8- rev 1.4 Thermal , Port Repeater XTAL ~ Ô AB-1205-1 or AB-1205-5 OSC 12 way daisychain connector (AB , to the AB10100PHY Product Specification. 1KW Xial Osc . .033mF 620W 100pF TXVCC 50W , AB1205-5 R X 2 I N(0.4) TX2IN(0.4) 21 21 21 21 21 25MHz VCC RX2IN(0.4) TX2IN


Original
PDF AB-1205-5 100base 100baseTX AB1205-5 AB1205-5 DP83223
1997 - ATM8

Abstract:
Text: IPOLL RADR [4:0] RSOC RENB RCA PHY_ADR[0] PHY_ADR[1] PHY_ADR[2] OSC 25MHz RFCLK ATM8 , propagation delay to the data signals. Figure 2: The S/UNI-QJET to the RCMP-200 timing 25MHz ,40 ns , -200 to the S/UNI-QJET timing 25MHz , 40 ns IFCLK 15 ns 25ns 1 ns (clk high to output


Original
PDF PM7346 PMC-970902 RCMP-200 PM7346 ATM8 BC 536 PM7323 RCMP200
1517P

Abstract:
Text: _EN (enable) XIN XOUT 1 XTAL OSC 25MHz 50M_EN (enable) FS (0:1) Control Logic 1 , 1 20 VDD XOUT/SSTE*^ 2 19 50M_EN^ GND 3 18 25MHz /25M_EN*^ VDD 4 , selectable frequency ( 25MHz , 48MHz, 50MHz, 90MHz, 100MHz, 125MHz, 133MHz, 145MHz or 150 MHz) is available , 25MHz fundamental parallel mode crystal (C L =20pF). XOUT/SSTE 2 B Crystal connector. At , : at power-up, the input value 25M_EN is latched-in. If 25M_EN ( 25MHz output enable) is low, the pin


Original
PDF PLL650-04 25-mA 20-Pin 150mil 25MHz/25M 1517P OSC 25MHz
PLL650-04XC

Abstract:
Text: DIAGRAM 25M_EN (enable) XIN XOUT 1 XTAL OSC 25MHz 50M_EN (enable) FS (0:1) Control , SSOP. XIN 1 20 VDD XOUT/SSTE*^ 2 19 50M_EN^ GND 3 18 25MHz /25M_EN*^ , CLKOUT signal of selectable frequency ( 25MHz , 48MHz, 50MHz, 90MHz, 100MHz, 125MHz, 133MHz, 145MHz or , connected to a 25MHz fundamental parallel mode crystal (C L =20pF). XOUT/SSTE 2 B Crystal , . Bi-directional pin: at power-up, the input value 25M_EN is latched-in. If 25M_EN ( 25MHz output enable) is low


Original
PDF PLL650-04 25-mA 20-Pin 150mil 25MHz/25M PLL650-04XC 1517P 74FXX P650 p650 l PLL650-04XC-R
smd 1gw

Abstract:
Text: MX98725 based Fast Ethernet adapter card is shown as following: Boot ROM PCI Bus Osc 25MHz , , 1998 7 INDEX MX98725 Transformer Receive Region RXRX+ Bead OSC 25MHz TXTX , described in section 4.6. LED1 0000 The MX98725 is designed to operate with a 25MHz -oscillator module. The clock specification of this oscillator should meet 25MHz +/- 50PPM. LED2 Linkspeed , be located in each specified regions. As for placement of the 25MHz oscillator, it is recommended to


Original
PDF MX98725 MX98725. MX98725 PM0525 smd 1gw 1GW smd code transistor 93C46 dip 1GW smd code smd 1gw 23 1gw 82 smd LF8200 BPA16 FDC6324L HSIP-002
IBM POS schematics

Abstract:
Text: EPROM Ethernet Clock Osc . ( 25MHz ) Figure 1 - Main Board 5 Zarlink Semiconductor Inc. POS FPGA , the evaluation boards. CODECs Clock Osc . (20MHz) CODECs 20MHz Clock Osc . UTOPIA PHY Clock Osc . (19.44MHz) UTOPIA Clock Osc . (50MHz) UTOPIA (ATM) PHY J10 RJ11 T2 16SMT-TRANSFO J11 RJ11 X4 , Connector - 160 Pins X3 8DIP300 25MHz Mezzanine Connector - 160 Pins U6 9PIN - ODL J3 RJ , External Memory UPCLK Osc . (32MHz) Clock Buffer Figure 2 - Mezzanine Board PDF files of complete


Original
PDF MT92210 IBM POS schematics 176-PQFP RJ11 4/4 connector OCT8304 PLCC20 MT92210 U11-U13 fpga tdm 8DIP300 54TSOP
E108998

Abstract:
Text: MX98728EC Digital Region GNDR RX+ Receive Region RX- Bead GNDA OSC 25MHz XTAL 25MHz , ), and X2: The MX98728EC is designed to operate with 25MHz oscillator or crystal module. The clock specification of this oscillator or crystal should meet 25Mhz +/- 30PPM. See Appendix A for more details , Magnetic EEPROM P/N:PM0599 BootROM Osc /Crystal IC RJ-45 REV. 0.6, JUN. 22, 2000 12


Original
PDF MX98728EC 100Base-TX MX98728EC MX98728AEC MX98728AEC E108998 Belden, E108998, 16 AWG CABLE E138034 CABLE E108998 MX98728EC E108998, 16 AWG CABLE 4PR24 marking code C66 1583a 4pr24 e108998 Belden, E108998 st6118
2013 - Not Available

Abstract:
Text: SYNTHESIZER Block Diagram REFSEL Pullup QREF 0 XTAL_IN QREF 1 OSC 25MHz 1 Pulldown QREF 2 0 XTAL_OUT QREF 3 REFCLK 25MHz QREF 4 QREF 5 PF + CP FemtoClock NG VCO , additional buffering of the 25MHz crystal reference. Power supply noise rejection PSNR: -80dB Selectable external crystal or single-ended input source Crystal oscillator interface designed for 25MHz , parallel resonant crystal RMS phase jitter @ 125MHz, using a 25MHz crystal (12kHz – 20MHz): 0.283ps


Original
PDF ICS843N571I N1302-03 ICS843N571I
2014 - Not Available

Abstract:
Text: VDDA OSC 25MHz QA1 Femtoclock®NG XTAL_OUT PCLK nPCLK Pulldown QA2 Phase , provides a 24MHz USB reference clock and a 25MHz reference output. • Ten LVCMOS clock outputs: ï€ Five LVCMOS 125MHz Ethernet outputsï€ Three LVCMOS 25MHz /125MHz Ethernet outputsï€ One LVCMOS 24MHz USB outputï€ One LVCMOS 25MHz REF output • QREF output can be used to drive other clock , • Cycle-to-Cycle jitter: 20ps (typical) • Three LVCMOS 25MHz / 125MHz Ethernet outputs â


Original
PDF IDT840NT4-01I IDT840NT4-01I 24MHz 25MHz 125MHz 25MHz /125MHz
2004 - S1S65000

Abstract:
Text: Ethernet Flash ROM 10BASE-T/ 100BASE-TX PHY LAN card OSC 25MHz NOTICE: No part of , to use 50k 50k 50k 50k 11 S1S65000 USAGE EXAMPLE 32.768kHz OSC CAMERA module


Original
PDF S1S65000 S1S65000 wireless vga camera circuit Wireless Camera Circuit Diagram cell phone camera module ARM720T TQFP24 s1s6500 MA15 jpeg encoder BT656
2013 - Not Available

Abstract:
Text: device. Six LVCMOS outputs also serve as additional buffering of the 25MHz crystal reference. Power , oscillator interface designed for 25MHz , parallel resonant crystal RMS phase jitter @ 125MHz, using a 25MHz crystal (12kHz – 20MHz): 0.283ps (typical) 3.3V supply voltage -40C to 85C ambient operating , FEMTOCLOCK® NG CLOCK SYNTHESIZER Block Diagram REFSEL Pullup QREF 0 XTAL_IN QREF 1 OSC 25MHz 1 Pulldown QREF 2 0 XTAL_OUT QREF 3 REFCLK 25MHz QREF 4 QREF 5 PF +


Original
PDF ICS843N571I N1302-03 ICS843N571BI ICS843N571I
2008 - cell phone camera module

Abstract:
Text: address (Option) Image memory and CPU work memory LAN card PHY OSC 25MHz EPSON 13 , depending on the content of each pin set. 12 EPSON S1S65010 USAGE EXAMPLE 32.768kHz OSC


Original
PDF S1S65010 S1S65010 cell phone camera module VGA TO LAN ic MD14 package MA15 jpeg encoder ide pin functions ic 14 pin with function circuit diagram of wireless camera BT656 wireless vga camera circuit
2004 - Not Available

Abstract:
Text: MAC address (Option) Image memory and CPU work memory LAN card PHY OSC 25MHz EPSON , 32.768kHz OSC Image capture Camera module Flash ROM I2C Audio input/output Audio


Original
PDF S1S65010 S1S65010 S1S65010.
2003 - YUV422 8BIT

Abstract:
Text: transformer PHY LAN card Ethernet 10BASE-T/ 100BASE-TX OSC 25MHz EPSON 11 S1S65000 , 10 EPSON S1S65000 USAGE EXAMPLE 32.768kHz OSC Camera module Camera control through


Original
PDF PF1321-01 S1S65000 S1S65000 YUV422 8BIT
2005 - epson tx 121 circuit diagram

Abstract:
Text: card Ethernet 10BASE-T/ 100BASE-TX OSC 25MHz EPSON 13 S1S65010 NOTICE: No part of , use 50k 50k 50k 50k 12 EPSON S1S65010 USAGE EXAMPLE 32.768kHz OSC Image capture


Original
PDF S1S65010 S1S65010 S1S65010. epson tx 121 circuit diagram ip camera
2004 - Not Available

Abstract:
Text: -T OSC 25MHz 100BASE-TX Ethernet NOTICE: No part of this material may be reproduced or duplicated in , 50k 50k 50k 50k EPSON 11 S1S61000 USAGE EXAMPLE 32.768kHz OSC Flash ROM I2C Interface for


Original
PDF S1S61000 S1S61000 10BASE/100BASE ARM720T
2003 - Not Available

Abstract:
Text: transformer PHY LAN card Ethernet 10BASE-T/ 100BASE-TX OSC 25MHz EPSON 11 S1S65000 , 10 EPSON S1S65000 USAGE EXAMPLE 32.768kHz OSC Camera module Camera control through


Original
PDF PF1321-01 S1S65000 S1S65000
RGMII

Abstract:
Text: source. Frequency 2 input enable, must pull low with 4.7K ohm resistor Crystal or OSC 25MHz Input: This is a clock source of internal PLL. Crystal 25MHz Output: This pin should be floating with , auto-configuration System clock input is one 25MHz Crystal and one 125MHz from PHY GCLK output 1.8 and 3.3V , application for AX88655AB is illustrated bellow. 25MHz Clock COL0 COL TX_EN0 CRS RX_DV


Original
PDF AX88655 10/100/1000BASE-T AX88655AB p2/15 RGMII ASIX ELECTRONICS CORPORATION rgmii specification 10/100/1000 3 port switch ieee format for w16 engine gmii phy giga Ethernet PHY RGMII B0100 transistor B1010
ASIX ELECTRONICS CORPORATION

Abstract:
Text: OSC 25MHz Input: This is a clock source of internal PLL. Crystal 25MHz Output: This pin should be , auto-configuration System clock input is one 25MHz Crystal and one 125MHz from PHY GCLK output 1.8 and 3.3V , application for AX88655AB is illustrated bellow. 25MHz Clock COL0 COL TX_EN0 CRS RX_DV


Original
PDF AX88655 10/100/1000BASE-T AX88655AB ASIX ELECTRONICS CORPORATION ieee format for w16 engine gmii phy
2002 - rx UART AHDL design

Abstract:
Text: _1 P21 CLK4p Dedicated pin that drives PLL4 EPXA1 OSC_25MHZ (U9:1) XTAL1 Clock to , of the on-board OSC output A buffered, zero-skew copy of the EPXA1's PLL-output An APEX device , design requirements: I I I Dedicated on-board, 25-MHz crystal oscillator, X1 (default clock for , . The Ethernet clock input is the 25-MHz oscillator, X1. Apart from selecting the clock inputs, you , the development board at any given time. Of the three sources available, the dedicated 25-MHz


Original
PDF
2002 - APEX nios development board

Abstract:
Text: _1 P21 CLK4p Dedicated pin that drives PLL4 EPXA1 OSC_25MHZ (U9:1) XTAL1 Clock to , of the on-board OSC output A buffered, zero-skew copy of the EPXA1's PLL-output An APEX device , design requirements: I I I Dedicated on-board, 25-MHz crystal oscillator, X1 (default clock for , . The Ethernet clock input is the 25-MHz oscillator, X1. Apart from selecting the clock inputs, you , the development board at any given time. Of the three sources available, the dedicated 25-MHz


Original
PDF
Supplyframe Tracking Pixel