The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC2954CTS8-1#TRM Linear Technology LTC2954 - Push Button On/Off Controller with µP Interrupt; Package: SOT; Pins: 8; Temperature Range: 0°C to 70°C
LTC2954ITS8-2#TRM Linear Technology LTC2954 - Push Button On/Off Controller with µP Interrupt; Package: SOT; Pins: 8; Temperature Range: -40°C to 85°C
LTC2954CDDB-2#TRPBF Linear Technology LTC2954 - Push Button On/Off Controller with µP Interrupt; Package: DFN; Pins: 8; Temperature Range: 0°C to 70°C
LTC2954ITS8-1#TRPBF Linear Technology LTC2954 - Push Button On/Off Controller with µP Interrupt; Package: SOT; Pins: 8; Temperature Range: -40°C to 85°C
LTC2954CDDB-1#PBF Linear Technology LTC2954 - Push Button On/Off Controller with µP Interrupt; Package: DFN; Pins: 8; Temperature Range: 0°C to 70°C
LTC2954IDDB-2#PBF Linear Technology LTC2954 - Push Button On/Off Controller with µP Interrupt; Package: DFN; Pins: 8; Temperature Range: -40°C to 85°C

MPC8560 pci interrupt Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2003 - POWERPC E500

Abstract:
Text: controller, a 64-bit PCI /PCI-X controller, an 8-bit RapidIO port, a programmable interrupt controller, an , implements the logic and programming structures of the OpenPIC architecture. The MPC8560 interrupt , . Coherency is selectable and hardware enforced (snoop/no snoop). 3.12 PCI Controller The MPC8560 64 , master, the MPC8560 supports read and write operations to the PCI memory space, the PCI I/O space, and the PCI configuration space. Also, the MPC8560 can generate PCI special-cycle and


Original
PDF MPC8560PB MPC8560 MPC8560 POWERPC E500 POWERPC E500 instruction set MPC8560 tsec interrupt rgmii specification MPC8540 MPC8560 tsec application MPC8260 MPC860T 8259 Programmable Interrupt Controller
2002 - RGMII to MII glueless connection

Abstract:
Text: writes - PCI 3.3V compatible - Selectable hardware-enforced coherency MPC8560 Power QUICC III , major functional units within the MPC8560 CPM. Local Bus System Bus To SIU Interrupt Controller , programming structures of the OpenPIC architecture. The MPC8560 interrupt controller unit supports its single , The MPC8560 64-bit PCI controller is compatible with the PCI Local Bus Specification, Revision 2.2 , -bit wide data bus. The 64-bit PCI interface of the MPC8560 functions as both a master and target device


Original
PDF MPC8560TS/D MPC8560 MPC8560 RGMII to MII glueless connection MPC8560 tsec interrupt MPC8560 tsec application MPC8560 tsec rgmii configuration MPC8560 tsec gmii configuration MPC8260 coherency module MPC860T openpic
2006 - 0x1957

Abstract:
Text: PCI Device Detection Example MSC8144ADS MPC8560 PCI MSC8144 P1 OCE USBTap OCE P11 , MPC8560 CONFIG_ADDR 0x8000A800 Write Allow a PCI configuration access when CONFIG_DATA is , code that runs on the MPC8560 to scan the PCI bus for devices. This code has been simplified to scan , of the MSC8144 inbound windows, the MPC8560 writes to the MSC8144 GPLBARx in the PCI configuration , view and the MSC8144 local view, as shown in Figure 6. MPC8560 PCI View 512 KB MSC8144


Original
PDF AN3098 MSC8144 MSC8144. 0x1957 MPC8560 MPC8560 pci interrupt IMMR8144PCI Extended PCI Arbiter DSP MSC8144 0xFF000000UL 0xE0000000 0xC0000000
2010 - LG E500

Abstract:
Text: Freescale Semiconductor Errata Document Number: MPC8560CE Rev. 3, 11/2010 MPC8560 PowerQUICC III Device Errata This document details all known silicon errata for the MPC8560 PowerQUICC , Cross-Reference MPC8560 Revision e500 Core Revision Device Marking Processor Version Register Value , fix this Y MPC8560 PowerQUICC III Device Errata, Rev. 3 2 Freescale Semiconductor Table , CPUA005 Table 4 summarizes all known errata for other blocks on the MPC8560 device and lists the


Original
PDF MPC8560CE MPC8560 TSEC23, CPU37, CPU38. LBC12, TSEC22 CPU35, CPU36 LG E500 e500v1 MPC8560 tsec MPC8560 powerQUICC CPU38 MPC8560CE MPC8560 tsec application lg ddr sdram GEN300-8
2004 - MPC8560 powerQUICC

Abstract:
Text: . MPC8560 PowerQUICC IIITM Device Errata, Rev 0.3 Freescale Semiconductor 25 PCI PCI17 PCI , problem is to read the PCI /X error data low capture register (ERR_DL) after an interrupt is triggered for , Freescale Semiconductor MPC8560CE Rev 0.3, 11/2004 Errata MPC8560 PowerQUICC IIITM Device Errata This document details all known silicon errata for the MPC8560 PowerQUICC III device. It also , . Revision Level to Part Marking Cross-Reference MPC8560 Revision e500 Core Revision Device Marking


Original
PDF MPC8560CE MPC8560 TSEC18. DDR11, CPM13-16, DDR12, MPC8560 powerQUICC DDR12 LG E500 MPC8560 tsec application MPC8560CE
88E1011S

Abstract:
Text: /100/1000 MAC Timers CPM Interrupt Controller Figure 2-1. MPC8560 Block Diagram MOTOROLA , mounted RapidIO and PCI /PCI-X connectors is shown in Figure 4-2. 13 MPC8560 /MPC8540 ADS , PCI_AD[0:63] PCI_C_BE[0:7] MPC8560 PCI /PCI-X interface PCI_PAR PCI_PAR64 PCI_FRAME PCI_TRDY , The nearest slot to the MPC8560 device (slot #0) is specified to operate in PCI /PCI-X modes while , by the PCI /PCI-X standard. 6.7 PCI /PCI-X Interrupts The PCI /PCI-X interrupt signals are


Original
PDF MPC8560/ADS8540/D MPC8560/MPC8540 MPC8560/MPC8540 MPC8540/MPC840 88E1011S Marvell Ethernet PHY 88E1011S ADS8540 ATX POWER SUPPLY 400W circuit diagram MPC840 825v hg LT1764 DDR DIMM pinout micron 184 dm9161 fiber 88e1011
2004 - SERVICE MANUAL bt lst 1350

Abstract:
Text: MPC8560 PowerQUICC IIITM Integrated Communications Processor Reference Manual MPC8560RM Rev , Memory Controller 9 Programmable Interrupt Controller 10 I2C Interface 11 Local Bus Controller 12 Three-Speed Ethernet Controllers 13 DMA Controller 14 PCI /PCI-X Bus Interface , DDR Memory Controller 10 Programmable Interrupt Controller 11 I2C Interface 12 Local Bus Controller 13 Three-Speed Ethernet Controllers 14 DMA Controller 15 PCI /PCI-X


Original
PDF MPC8560 MPC8560RM SERVICE MANUAL bt lst 1350 MPC8560 PowerQUICC III Integrated Communications Processor Reference Manual DSE 130 DFN PACKAGE thermal resistance ha 13627 SC8548 DP 704 C diagram LG LCD TV circuits APPLE* adb macintosh UM67
2004 - MPC8560 tsec application

Abstract:
Text: differences between no-connect (N/C) pins in the MPC8560 and pin assignments in the MPC8555 using the PCI interface in asynchronous mode. Table 3. MPC8560 No-Connects Mapping to MPC8555 PCI Signals Pin MPC8560 , PCI Pins ( MPC8560 ) Changed to Dual PCI Functionality (MPC8555)-No Changes if Used the Same as MPC8560 Table 4 shows the MPC8560 PCI signals that were renamed to implement the dual PCI functionality in the MPC8555. Table 4. PCI Signal Mapping-MPC8560 to MPC8555 Pin MPC8560 MPC8555 Pin


Original
PDF AN2657 MPC8560 MPC8555 MPC8555 533yees, MPC8560 tsec application MPC8560 tsec MPC8560 pci interrupt AN2657 GPCM-16-bit marking ah11 Serial RapidIO MPC8560 datasheet MPC8560 freescale user manual
2004 - LG E500

Abstract:
Text: . MPC8560 PowerQUICC IIITM Device Errata, Rev 0.2 Freescale Semiconductor 25 PCI PCI17 PCI , problem is to read the PCI /X error data low capture register (ERR_DL) after an interrupt is triggered for , Freescale Semiconductor MPC8560CE Rev 0.2, 10/2004 Errata MPC8560 PowerQUICC IIITM Device Errata This document details all known silicon errata for the MPC8560 PowerQUICC III device. It also , Cross-Reference MPC8560 Revision e500 Core Revision Device Marking Processor Version Register Value


Original
PDF MPC8560CE MPC8560 TSEC18. DDR11, CPM13-16, DDR12, MPC8560 LG E500 marking 53B MPC8560 tsec application MPC8560CE DDR12
2004 - SANYO LA 7680

Abstract:
Text: Freescale Semiconductor Technical Data MPC8560EC Rev. 3.3, 01/2006 MPC8560 Integrated Processor Hardware Specifications The MPC8560 contains a PowerPCTM processor core. The MPC8560 integrates a , general-purpose embedded applications. For functional characteristics of the processor, refer to the MPC8560 , . . 55 PCI /PCI-X . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57 RapidIO . . . , 1 Overview The following section provides a high-level overview of the MPC8560 features. Figure 1


Original
PDF MPC8560EC MPC8560 SANYO LA 7680
2004 - EB62

Abstract:
Text: standard. Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8560 for the , Waveforms on PCI interface for 3.3-V Signaling MPC8560 Integrated Processor Hardware Specifications, Rev , Freescale Semiconductor Technical Data MPC8560EC Rev. 3, 07/2004 MPC8560 Integrated Processor Hardware Specifications The MPC8560 contains a PowerPCTM processor core. The MPC8560 integrates a , general-purpose embedded applications. For functional characteristics of the processor, refer to the MPC8560


Original
PDF MPC8560EC MPC8560 MPC9850 MPC9850 MPC9855 MPC9855 EB62 AMCC PART MARKING primer p19 MPC85xx tsec MPC8560PX667LB metrowerks codetest high voltage tier fence generator Chronos P1 AMCC ppc CODE MARKING
2004 - TMS 8560

Abstract:
Text: Freescale Semiconductor Technical Data MPC8560EC Rev. 4, 12/2006 MPC8560 Integrated Processor Hardware Specifications The MPC8560 integrates a PowerPCTM processor core built on Power , infrastructure applications. The MPC8560 is a member of the PowerQUICC IIITM family of devices that combine , MPC8560 PowerQUICC III Integrated Communications Processor Reference Manual. To locate any published , . . 51 PCI /PCI-X . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 RapidIO . . .


Original
PDF MPC8560EC MPC8560 TMS 8560
2004 - Not Available

Abstract:
Text: Freescale Semiconductor Technical Data MPC8560EC Rev. 3.5, 11/2006 MPC8560 Integrated Processor Hardware Specifications The MPC8560 integrates a PowerPCTM processor core built on Power , infrastructure applications. The MPC8560 is a member of the PowerQUICC IIITM family of devices that combine , MPC8560 PowerQUICC III Integrated Communications Processor Reference Manual. To locate any published , . . 51 PCI /PCI-X . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53 RapidIO . . .


Original
PDF MPC8560EC MPC8560
2010 - sanyo ccb specification

Abstract:
Text: PCI interface of the MPC8560 for the 3.3-V signals, respectively. 11 ns (Min) +7.1 V Over-voltage , the PCI interface is determined by the setting of the PCI_GNT1 signal at reset. MPC8560 Integrated , Freescale Semiconductor Technical Data Document Number: MPC8560EC Rev. 5, 05/2010 MPC8560 Integrated Processor Hardware Specifications The MPC8560 integrates a processor core built on Power , infrastructure applications. The MPC8560 is a member of the PowerQUICC III family of devices that combine


Original
PDF MPC8560EC MPC8560 sanyo ccb specification
2004 - Not Available

Abstract:
Text: . Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8560 for the 3.3 , PCI interface for 3.3-V Signaling MPC8560 Integrated Processor Hardware Specifications, Rev. 3 12 , strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset. MPC8560 , Freescale Semiconductor Technical Data MPC8540EC Rev. 3, 12/2004 MPC8560 Integrated Processor Hardware Specifications The MPC8560 contains a PowerPCTM processor core. The MPC8560 integrates a


Original
PDF MPC8540EC MPC8560
2003 - MPC85xx tsec

Abstract:
Text: Introduction MPC8560 I2C controller Interrupt controller DDR SDRAM controller Time slot assigner , , dual gigabit Ethernet interfaces, double data rate SDRAM (DDR SDRAM), and 64-bit PCI-X/ PCI interface , (DUART), a four-channel direct memory access (DMA), a multi-channel interrupt controller, one 10/100-Mbit Ethernet interface, a double data rate (DDR) SDRAM memory controller, a 64-bit PCI-X/ PCI controller, and a RapidIO interconnect. Raising the bar even higher, the MPC8560 offers a full feature set including an


Original
PDF MPC8560WP2 MPC85xx tsec POWERPC E500 instruction set mpc8540 powerquicc in integrated communicate MPC8540 MPC8450 MPC8245 ip dslam Gigabit Ethernet MAC Non SPI DDR SDRAM Controller White Paper "routing tables"
2006 - 88E6152

Abstract:
Text: . 5-2 MPC8560 PCI Host Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , controlled from an MPC8560 host processor via a PCI bus or GETH switch. However, the board can be configured , Features The ADS is based on the MSC8144 as slave processor controlled from a PQIII ( MPC8560 ) via the PCI , to 533 MHz Programmable Hard Reset Configuration for MSC8144 is executed from PCI host ( MPC8560 , MPC8560 PCI 32bit@66MHz TDM[4-7]/PCI32 RS232 UART I2C1 PCI PCI_CLK PCI_CLK_IN DB9


Original
PDF MSC8144ADS MSC8144ADSRM EL516 MSC8144 88E6152 cooper ck1 88E1145 marvell 88e1145 marvell 88E6152 TMS 8560 ALTERA EPM1270F256 pc28f128p30b85 marvell 88e6 DS26251
2008 - MPC8260

Abstract:
Text: , GMII, TBI, RTBI, RGMIIs Timers CPM Interrupt Controller Figure 1. MPC8560 Block Diagram , interrupt delivery - Interrupts can be routed to external pin for external processing MPC8560 Integrated , Freescale Semiconductor MPC8560EC Rev. 4.2, 1/2008 Technical Data MPC8560 Integrated Processor Hardware Specifications The MPC8560 integrates a PowerPCTM processor core built on Power , infrastructure applications. The MPC8560 is a member of the PowerQUICCTM III family of devices that combine


Original
PDF MPC8560EC MPC8560 MPC8560 MPC8260 MPC8560EC MPC860T
2005 - Not Available

Abstract:
Text: Interrupt Controller Serial DMA ROM I-Memory Core Complex Bus CPM RapidIO Controller OCeaN PCI , PCI interface of the MPC8560 for the 3.3-V signals, respectively. MPC8560 Integrated Processor , strength of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset. MPC8560 , Freescale Semiconductor Technical Data MPC8560EC Rev. 3.2, 06/2005 MPC8560 Integrated Processor Hardware Specifications The MPC8560 contains a PowerPCTM processor core. The MPC8560 integrates a


Original
PDF MPC8560EC MPC8560
2004 - MPC8260

Abstract:
Text: Freescale Semiconductor MPC8560EC Rev. 3.4, 04/2006 Technical Data MPC8560 Integrated Processor Hardware Specifications The MPC8560 contains a PowerPCTM processor core. The MPC8560 integrates , , refer to the MPC8560 PowerQUICC IIITM Integrated Communications Processor Reference Manual. To locate , The following section provides a high-level overview of the MPC8560 features. Figure 1 shows the major functional units within the MPC8560 . © Freescale Semiconductor, Inc., 2004, 2006. All rights


Original
PDF MPC8560EC MPC8560 MPC8560 MPC8260 MPC8560 tsec MPC8560EC MPC860T TMS 8560
2004 - TMS 8560

Abstract:
Text: , GMII, TBI, RTBI, RGMIIs Timers CPM Interrupt Controller Figure 1. MPC8560 Block Diagram , interrupt delivery - Interrupts can be routed to external pin for external processing MPC8560 Integrated , Freescale Semiconductor MPC8560EC Rev. 4.1, 07/2007 Technical Data MPC8560 Integrated Processor Hardware Specifications The MPC8560 integrates a PowerPCTM processor core built on Power , infrastructure applications. The MPC8560 is a member of the PowerQUICCTM III family of devices that combine


Original
PDF MPC8560EC MPC8560 MPC8560 TMS 8560 delta wireless doorbell MPC8260 MPC8560EC MPC860T
2004 - Not Available

Abstract:
Text: Interrupt Controller Figure 1. MPC8560 Block Diagram 1.1 Key Features The following lists an , standard. Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8560 for the , €“3.5 V Figure 3. Maximum AC Waveforms on PCI interface for 3.3-V Signaling MPC8560 Integrated , Freescale Semiconductor MPC8560EC Rev. 3, 07/2004 Technical Data MPC8560 Integrated Processor Hardware Specifications The MPC8560 contains a PowerPC™ processor core. The MPC8560


Original
PDF MPC8560EC MPC8560 MPC8560
2008 - Not Available

Abstract:
Text: , GMII, TBI, RTBI, RGMIIs Timers CPM Interrupt Controller Figure 1. MPC8560 Block Diagram , nested interrupt delivery — Interrupts can be routed to external pin for external processing MPC8560 , Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8560 for the 3.3 , Freescale Semiconductor MPC8560EC Rev. 4.2, 1/2008 Technical Data MPC8560 Integrated Processor Hardware Specifications The MPC8560 integrates a PowerPC™ processor core built on Power


Original
PDF MPC8560EC MPC8560 MPC8560
2004 - MPC8260

Abstract:
Text: standard. Figure 3 shows the undershoot and overshoot voltage of the PCI interface of the MPC8560 for the , Figure 3. Maximum AC Waveforms on PCI interface for 3.3-V Signaling MPC8560 Integrated Processor , of the PCI interface is determined by the setting of the PCI_GNT1 signal at reset. MPC8560 , Freescale Semiconductor MPC8540EC Rev. 3.1, 12/2004 Technical Data MPC8560 Integrated Processor Hardware Specifications The MPC8560 contains a PowerPCTM processor core. The MPC8560 integrates


Original
PDF MPC8540EC MPC8560 MPC8560 MPC8260 MPC8540EC MPC860T
2010 - TB 1226 EN

Abstract:
Text: interrupt is generated. See Section 9.4.1, "Register Descriptions." · PCI . The appropriate parity detect , : "When a PCI master issues this command to local memory, the MPC8560 (the target) fetches data from the , MPC8560 PowerQUICC III Integrated Communications Processor Reference Manual, Rev. 1 This errata describes corrections to the MPC8560 PowerQUICC III Integrated Communications Processor Reference Manual , at offset 0x9_1A4C, and TODR4 at offset 0x9_1A6C from R/W to W. In Figure 3-1, " MPC8560 Signal


Original
PDF MPC8560RMAD MPC8560 TB 1226 EN XACS e500v2 PC15 PC13 MPC8560RMAD E500 1A52 1A12
Supplyframe Tracking Pixel