The Datasheet Archive

MB81V17805B-50 datasheet (3)

Part Manufacturer Description Type PDF
MB81V17805B-50LPFTN Fujitsu 2 M x 8 BIT HYPER PAGE MODE DYNAMIC RAM Original PDF
MB81V17805B-50PFTN Fujitsu 2 M x 8 BIT HYPER PAGE MODE DYNAMIC RAM Original PDF
MB81V17805B-50PJ Fujitsu 2 M x 8 BIT HYPER PAGE MODE DYNAMIC RAM Original PDF

MB81V17805B-50 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
1997 - Not Available

Abstract: No abstract text available
Text: × 8 BIT HYPER PAGE MODE DYNAMIC RAM MB81V17805B-50 /-60/-50L/-60L CMOS 2,097,152 × 8 Bit Hyper , versions To Top / Lineup / Index MB81V17805B-50 /-60/-50L/-60L s PACKAGE 28-pin plastic SOJ 28 , / Lineup / Index MB81V17805B-50 /-60/-50L/-60L s PIN ASSIGNMENTS AND DESCRIPTIONS 28-Pin SOJ (TOP , / Lineup / Index MB81V17805B-50 /-60/-50L/-60L Fig. 1 ­ MB81V17805B DYNAMIC RAM - BLOCK DIAGRAM RAS , / Index MB81V17805B-50 /-60/-50L/-60L s FUNCTIONAL TRUTH TABLE Address Input Clock Input


Original
PDF DS05-11306-5E MB81V17805B-50/-60/-50L/-60L MB81V17805B MB81V17805B F9712
Not Available

Abstract: No abstract text available
Text: MEMORY CMOS 2 M x 8 BIT HYPER PAGE MODE DYNAMIC RAM MB81V17805B-50 /-60/-50L/-60 L CMOS 2,097 , generator for high performance • Standard and low power versions MB81V17805B-50 /-60/-50L/-60L â , V17805B-xxLPFTN (Low Power) 2 MB81V17805B-50 /-60/-50L/-60 L ■PIN ASSIGNMENTS AND DESCRIPTIONS 28 , * 15 □ Vss 3 MB81V17805B-50 /-60/-50L/-60L Fig. 1 - MB81V17805B DYNAMIC RAM - BLOCK DIAGRAM 4 MB81V17805B-50 /-60/-50L/-60L ■FUNCTIONAL TRUTH TABLE Clock Input Address Input


OCR Scan
PDF MB81V17805B-50/-60/-50L/-60 MB81V17805B MB81V17805B MB81V17805B-50/-60/-50L/-60L 28-pin FPT-28P-M14)
Not Available

Abstract: No abstract text available
Text: DYNAMIC RAM MB81V17805B-50 /-60/-50L/-60L CMOS 2,097,152 × 8 Bit Hyper Page Mode Dynamic RAM s , generator for high performance · Standard and low power versions MB81V17805B-50 /-60/-50L/-60L s , (Low Power) 2 MB81V17805B-50 /-60/-50L/-60L s PIN ASSIGNMENTS AND DESCRIPTIONS 28-Pin SOJ , MB81V17805B-50 /-60/-50L/-60L Fig. 1 ­ MB81V17805B DYNAMIC RAM - BLOCK DIAGRAM RAS Clock Gen #1 , Address Counter Substrate Bias Gen VCC VSS 4 MB81V17805B-50 /-60/-50L/-60L s FUNCTIONAL


Original
PDF DS05-11306-4E MB81V17805B-50/-60/-50L/-60L MB81V17805B MB81V17805B F9709
Not Available

Abstract: No abstract text available
Text: high performance · Standard and low power versions MB81V17805B-50 /-60/-50L/-60L PACKAGE , (Low Power) 2 MB81V17805B-50 /-60/-50L/-60L 28-Pin SOJ (TO P V IE W ) < LC C -2 8P -M Q 7 , MB81V17805B-50 /-60/-50L/-60L Fig. 1 - MB81V17805B DYNAMIC RAM - BLOCK DIAGRAM 4 MB81V17805B-50 /-60 , . MB81V17805B-50 /-60/-50L/-60L DATA OUTPUTS The three-state buffers are LVTTL compatible with a fanout of , when CAS is inactive until CAS is reactivated. 6 MB81V17805B-50 /-60/-50L/-60L ABSOLUTE MAXIMUM


OCR Scan
PDF MB81V1 MB81V17805B 1024x8 D-63303 F9712
Not Available

Abstract: No abstract text available
Text: MEMORY CMOS 2 M x 8 BIT HYPER PAGE MODE DYNAMIC RAM MB81V17805B-50 /-60 CMOS 2,097,152 x 8 , inputs are LVTTL compatible. ■PRODUCT LINE & FEATURES P aram eter MB81V17805B-50 M , MB81V17805B-50 /-60 ■PACKAGE Package and Ordering Information -2 8 -p in plastic (400 mil) SOJ, order , V17805B-xxPFTN 2 MB81V17805B-50 /-60 PIN ASSIGNMENTS AND DESCRIPTIONS 28-Pin SOJ (TOP VIEW ) MB81V17805B-50 /-60 Fig. 1 - MB81V17805B DYNAMIC RAM - BLOCK DIAGRAM 4 MB81V17805B-50 /-60 â


OCR Scan
PDF MB81V17805B-50/-60 MB81V17805B MB81V17805B F28040S-2C-1
Not Available

Abstract: No abstract text available
Text: B81V17800A-60L MB81V17800A-70L ®MB81 V17800B- 50 ©MB81V17800B-60 ©MB81V17800B-50I ©MB81V17800B-60L 2Mx8 MB81V17805A-60 MB81V17805A-70 MB81V17805A-60L MB81V17805A-70L © MB81V17805B-50 ®MB81 V17805B-60 © MB81V17805B-50L ®MB81 V17805B-60L : Product release planned 60[15¡'1 70[17]"1 60[15]' 1 70[17]' 1 50 [13]"1 60[15]'1 50 [13]*1 60[15]*1 60[35]'2 70[40]'2 60[35]*2 70[40]`2 50 [30]*2 60[35]'2 50 [30]'2 60[35]'2 110[40


OCR Scan
PDF MB81V17800A-60 7800A-70 B81V17800A-60L MB81V17800A-70L V17800B-50 MB81V17800B-60 MB81V17800B-50I MB81V17800B-60L MB81V17805A-60 MB81V17805A-70
1998 - 3654P

Abstract: DRAM 4464 jeida dram 88 pin MB814260 4464 dram 1024M-bit 4464 64k dram mb814400a-70 MB81G83222-008 4464 ram
Text: -60L 60[35]*2 104[25]*4 432 MB81V17805A-70L 70[40]*2 124[30]*4 396 MB81V17805B-50 50 [30]*2 84[20]*4 468 MB81V17805B-60 60[35]*2 104[25]*4 376 MB81V17805B-50L , Access Part Number Time Variation Features from 50 ns. 4096 refresh cycles from 60 ns. 2048 refresh cycles from 50 ns. 2048 refresh cycles MB8117800A from 60 ns. 2048 refresh cycles M8117800B from 50 ns. 2048 refresh cycles MB8117805A from 60 ns. 2048 refresh cycles MB8117805B


Original
PDF 16M-bit 64M-bit 68-pin) 88-pin) MB98C81013-10 MB98C81123-10 MB98C81233-10 MB98C81333-10 3654P DRAM 4464 jeida dram 88 pin MB814260 4464 dram 1024M-bit 4464 64k dram mb814400a-70 MB81G83222-008 4464 ram
1997 - MB81V18165B-50L

Abstract: MB81V1816
Text: Access Time for CAS 70 Symbol MB81V17805B-50 /50L MB81V17805B-60/60L Unit Min. Max , × 16 BIT HYPER PAGE MODE DYNAMIC RAM MB81V18165B- 50 /-60/-50L/-60L CMOS 1,048,576 × 16 Bit Hyper , compatible. s PRODUCT LINE & FEATURES MB81V18165B Parameter - 50 -50L -60 -60L RAS Access Time 50 ns max. 60 ns max. Random Cycle Time 84 ns min. 104 ns min. Address , versions To Top / Lineup / Index MB81V18165B- 50 /-60/-50L/-60L s PACKAGE 42-pin plastic SOJ 50


Original
PDF DS05-11304-5E MB81V18165B-50/-60/-50L/-60L MB81V18165B 16-bit F9712 MB81V18165B-50L MB81V1816
Not Available

Abstract: No abstract text available
Text: otherwise noted.) MB81V17805B-50 /50L MB81V17805B-60/60L No. Parameter 69 Access Time for CAS , MEMORY CMOS 1 M x 16 BIT HYPER PAGE MODE DYNAMIC RAM MB81V18165 B- 50 /-60/-50L/-60 L CMOS 1 , Parameter -50L - 50 -60L -60 HAS Access Time 50 ns max. 60 ns max. Random Cycle Time , MB81V18165 B- 50 /-60/-50L/-60 L ■PACKAGE Package and Ordering Information -4 2 -p in plastic (400 mil) SOJ, order as MB81 V18165B-xxPJ - 50 -pin plastic (400 mil) TSOP (II) with normal bend leads, order as


OCR Scan
PDF MB81V18165 B-50/-60/-50L/-60 MB81V18165B 16-bit MB81V18165B-50/-60/-50L/-60L
113044e

Abstract: No abstract text available
Text: MB81V17805B-50 /50L MB81V17805B-60/60L Unit Min. Max. Min. Max. tFCAC - 45 - , DYNAMIC RAM MB81V18165B- 50 /-60/-50L/-60L CMOS 1,048,576 × 16 Bit Hyper Page Mode Dynamic RAM s , FEATURES MB81V18165B Parameter - 50 -50L -60 -60L RAS Access Time 50 ns max. 60 ns , MB81V18165B- 50 /-60/-50L/-60L s PACKAGE 42-pin plastic SOJ 50 -pin plastic TSOP (II) (LCC , as MB81V18165B-××PJ ­ 50 -pin plastic (400 mil) TSOP (II) with normal bend leads, order as


Original
PDF DS05-11304-4E MB81V18165B-50/-60/-50L/-60L MB81V18165B 16-bit F9709 113044e
Not Available

Abstract: No abstract text available
Text: to +125 - 50 to + 50 w °c °c mA RECOMMENDED DC OPERATING CONDITIONS (T a = 0 to +70 °C) Symbol , 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 , ) Notes: 1. 2. Symbol Cn C|2 C I3 Max. 50 40 12 33 20 20 Unit PF PF PF PF PF PF Note 1 1 , RC f RAC f CAC f AA FUJITSU U n it M ax 60 15 30 50 10000 10000 45 30 32 35 100000 ns ns ns ns , changed (10) Power consumption Blank : Standard L Low Power Speed 50 50ns 60 60ns 70 : 70ns Package of


OCR Scan
PDF EDC2UV7282B- 16MByte EDC2UV7282B-60 16-megabyte 168-pin, MB81V17805B-60 72-pin 144-pin 168-pin 200-pin
Not Available

Abstract: No abstract text available
Text: utput Current Symbol Ratings -0.5 to +4.6 11 0 to +70 -55 to +125 - 50 to + 50 Unit V vT Pt , NC NC t t t t t t t t t Pin No. 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 , , 11 7 1 1 9 9 8 4 10 3,4 3,4,5 3, 10 2 60 20 35 50 - tT f RP I ras f RSH f CSH f CAS f RCD f , Blank : Standard L Low Power Speed 50 50ns 60 60ns 70 : 70ns Package of Component J : SOJ T : TSOP


OCR Scan
PDF V7282B-60JG-S 16MByte EDC2BV7282B-60JG-S 16-megabyte 168-pins, MB81V17805B-60PJ 74ABT16244 72-pin 144-pin 168-pin
1997 - 1Mx4 EDO RAM

Abstract: edo dram 50ns 72-pin simm edo dram 72-pin simm 4 m 2MX16
Text: °C Short Circuit Output Current IOS - 50 to + 50 mA RECOMMENDED DC OPERATING CONDITIONS , DQ4 49 VCC 91 DQ36 133 VCC 8 DQ5 50 NC 92 DQ37 134 NC 9 , fall) tT 2 50 ns 2 RAS* precharge time tRP 40 - ns RAS* pulse width , changed (10) Power consumption Blank : Standard L : Low Power (11) Speed 50 : 60 : 70


Original
PDF EDC4UV7282B-60 32MByte 32-megabyte 168-pin, MB81V17805B-60 1Mx4 EDO RAM edo dram 50ns 72-pin simm edo dram 72-pin simm 4 m 2MX16
Not Available

Abstract: No abstract text available
Text: Ratings -0.5 to +4.6 8 Unit V w °c °c mA T"opr Tstg !os 0 to +70 -55 to +125 50 , Enable Input Pin No. 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 , 60 15 30 50 10000 10000 45 30 32 35 100000 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns , revision is changed Power consumption Blank : Standard L Low Power Speed 50 50ns 60 60ns 70 : 70ns Package


OCR Scan
PDF EOB2UV6482B-60TG-S 16MByte EOB2UV6482B-60TG-S 16-megabyte 144-pin, MB81V17805B-60PFTN 16MByte
1997 - mark edo

Abstract: 74ABT16244
Text: °C Short Circuit Output Current IOS - 50 to + 50 mA RECOMMENDED DC OPERATING CONDITIONS , 50 51 52 53 54 55 56 57 58 59 DQ9 DQ10 DQ11 DQ12 DQ13 VCC 18 19 20 21 22 23 , fall) tT 2 50 ns 2 RAS* precharge time tRP 40 - ns RAS* pulse width tRAS 60 10000 ns RAS* hold time tRSH 20 - ns CAS* hold time tCSH 50 , 50 : 60 : 70 : 50ns 60ns 70ns (12) Package of Component J : SOJ T : TSOP Buffer


Original
PDF EDC4BV7282B-60 32MByte 32-megabyte 168-pins, MB81V17805B-60 74ABT16244 mark edo
Not Available

Abstract: No abstract text available
Text: Ratings -0.5 to +4.6 18 0 to +70 -55 to +125 - 50 to + 50 Unit V vT Pt T"opr Tstg !os w °c °c , 35 36 37 38 39 40 41 42 Pin Designation v ss Pin No. 43 44 45 46 47 48 49 50 51 52 53 54 55 , 9 9 8 60 15 30 50 - 3,4 3,4,5 3, 10 2 - - tT f RP Ir as f RSH f CSH f CAS f RCD f , ) Power consumption Blank : Standard L Low Power Speed 50 50ns 60 60ns 70 : 70ns Package of Component J


OCR Scan
PDF EDC4UV7282B-60 32MByte 32-megabyte 168-pin, MB81V17805B-60 72-pin 144-pin 168-pin 200-pin
1997 - edo dram 50ns 72-pin simm

Abstract: Fujitsu DRAM
Text: IOS 50 mA RECOMMENDED DC OPERATING CONDITIONS (TA = 0 to +70 °C) Symbol Parameter Min , VCC 132 NC 7 DQ4 49 VCC 91 DQ36 133 VCC 8 DQ5 50 NC 92 , column address tAA - 30 ns 3, 10 Transition time (rise and fall) tT 2 50 ns , changed (10) Power consumption Blank : Standard L : Low Power (11) Speed 50 : 60 : 70


Original
PDF EDC4UV6482B-60 32MByte 32-megabyte 168-pin, MB81V17805B-60 edo dram 50ns 72-pin simm Fujitsu DRAM
1997 - edo dram 60ns 72-pin simm

Abstract: EOB2UV6482B-60TG-S MB81V17805B-60PFTN
Text: °C Storage Temperate Tstg -55 to +125 °C Short Circuit Output Current IOS 50 , VSS 120 VSS 49 DQ13 50 DQ45 121 DQ24 122 DQ56 51 DQ14 52 , column address tAA - 30 ns 3, 10 Transition time (rise and fall) tT 2 50 ns , : Standard L : Low Power (11) Speed 50 : 60 : 70 : 50ns 60ns 70ns (12) Package of Component


Original
PDF EOB2UV6482B-60TG-S 16MByte EOB2UV6482B-60TG-S 16-megabyte 144-pin, MB81V17805B-60PFTN edo dram 60ns 72-pin simm
1997 - Not Available

Abstract: No abstract text available
Text: Output Current IOS 50 mA RECOMMENDED DC OPERATING CONDITIONS (TA = 0 to +70 °C) Symbol , DQ36 133 VCC 8 DQ5 50 NC 92 DQ37 134 NC 9 DQ6 51 NC 93 , 30 ns 3, 10 Transition time (rise and fall) tT 2 50 ns 2 RAS* precharge , Power (11) Speed 50 : 60 : 70 : 50ns 60ns 70ns (12) Package of Component J : SOJ T


Original
PDF EDC2UV6482B-60 16MByte 16-megabyte 168-pin, MB81V17805B-60
1997 - 2MX16

Abstract: No abstract text available
Text: °C Short Circuit Output Current IOS - 50 to + 50 mA RECOMMENDED DC OPERATING CONDITIONS , VCC 8 DQ5 50 NC 92 DQ37 134 NC 9 DQ6 51 NC 93 DQ38 135 , (Address) CI1 50 pF 1 Input Capacitance (RAS0*, OE0*, WE0*) CI2 40 pF 1 Input , 30 ns 3, 10 Transition time (rise and fall) tT 2 50 ns 2 RAS* precharge , consumption Blank : Standard L : Low Power (11) Speed 50 : 60 : 70 : 50ns 60ns 70ns (12


Original
PDF EDC2UV7282B- 16MByte EDC2UV7282B-60 16-megabyte 168-pin, MB81V17805B-60 2MX16
1997 - 60JG

Abstract: 74ABT16244 EDC2BV7282B-60JG-S MB81V17805B-60PJ
Text: Circuit Output Current IOS - 50 to + 50 mA RECOMMENDED DC OPERATING CONDITIONS (TA = 0 to +70 , * VCC Ground No Connection Presence Detect Enable Presence Detect PD6 49 50 51 52 53 54 , Transition time (rise and fall) tT 3 50 ns 2 RAS* precharge time tRP 40 - ns , changed (10) Power consumption Blank : Standard L : Low Power (11) Speed 50 : 60 : 70


Original
PDF EDC2BV7282B-60JG-S 16MByte EDC2BV7282B-60JG-S 16-megabyte 168-pins, MB81V17805B-60PJ 74ABT16244 60JG
Not Available

Abstract: No abstract text available
Text: vT Pt T"opr Tstg !os 8 0 to +70 -55 to +125 50 w °c °c mA RECOMMENDED DC OPERATING , Row Address Strobes Serial Data Input/Output Output Enable Pin No. 43 44 45 46 47 48 49 50 51 52 53 , ns ns ns ns ns ns ns ns ns ns ms ns ns ns ns ns ns ns ns 7 9 9 8 60 15 30 50 - 3, 4 3, 4, 5 3 , changed (10) Power consumption Blank : Standard L Low Power Speed 50 50ns 60 60ns 70 : 70ns Package of


OCR Scan
PDF EDC2UV6482B-60 16MByte 16-megabyte 168-pin, MB81V17805B-60 16MByte 72-pin 144-pin 168-pin
Not Available

Abstract: No abstract text available
Text: 16 0 to +70 -55 to +125 50 Unit V vT Pt T"opr T stg !os w °c °c mA RECOMMENDED DC , 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 , ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ms ns ns ns ns ns ns ns ns 7 9 9 8 60 15 30 50 - , (10) Power consumption Blank : Standard L Low Power Speed 50 50ns 60 60ns 70 : 70ns Package of


OCR Scan
PDF EDC4UV6482B-60 32MByte 32-megabyte 168-pin, MB81V17805B-60 32MByte 72-pin 144-pin 168-pin
Not Available

Abstract: No abstract text available
Text: MEMORY 1 M x 16 B IT HYPER PAGE MOD E D Y MB81V18165B- 50 /-60/-50L/-60L CMOS 1,048,576 x 16 Bit , PRODUCT LINE & FEATURES Parameter MB81V18165B - 50 -50L -60 -60L HAS Access Time Random Cycle Time , Standby Current LVTTL level CMOS level 50 ns max. 84 ns min. 25 ns max. 13 ns max. 20 ns min. 648 mW , Standard and low power versions MB81V18165 B- 50 /-60/-50L/-60 L PACKAGE P ackag e and O rd e rin g , Power) 2 MB81V18165 B- 50 /-60/-50L/-60 L 42-Pin SOJ (TOP VIEW) Vcc DQi DQ2 dq3


OCR Scan
PDF MB81V18165B-50/-60/-50L/-60L MB81V18165B 16-bit D-63303 F9712
2002 - BRX71-03...-50

Abstract: 50/1N6400 50/KBA500 CGS+HSA+50
Text: IMPED. IN/OUT (Ohms) 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50 / 50 50


Original
PDF
Supplyframe Tracking Pixel