The Datasheet Archive

Top Results (6)

Part ECAD Model Manufacturer Description Datasheet Download Buy Part
M2006-02-669.3266T M2006-02-669.3266T ECAD Model Renesas Electronics Corporation VCSO Based FEC Clock PLL
M2006-02A-666.5143 M2006-02A-666.5143 ECAD Model Renesas Electronics Corporation VCSO Based FEC Clock PLL
M2006-02A-693.483T M2006-02A-693.483T ECAD Model Renesas Electronics Corporation VCSO Based FEC Clock PLL
M2006-02-669.6429 M2006-02-669.6429 ECAD Model Renesas Electronics Corporation VCSO Based FEC Clock PLL
M2006-02-690.5692T M2006-02-690.5692T ECAD Model Renesas Electronics Corporation VCSO Based FEC Clock PLL
M2006-02-622.0800 M2006-02-622.0800 ECAD Model Renesas Electronics Corporation VCSO Based FEC Clock PLL

M2006-01 datasheet (1)

Part ECAD Model Manufacturer Description Type PDF
M2006-01 M2006-01 ECAD Model Integrated Circuit Systems Frequency Synthesizer Original PDF

M2006-01 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2003 - Not Available

Abstract: No abstract text available
Text: Div FOUT1 nFOUT1 P1_SEL M2006-12 Datasheet Rev 0.1 M2006-12 VCSO Based FEC Clock PLL with , (Pull-down and Pull-up) on pg. 7. M2006-12 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. 2 of 8 , PLL loop bandwidth in a given application. M2006-12 Datasheet Rev 0.1 Integrated Circuit Systems , order for the PLL to lock. M2006-12 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. 4 of 8 , filter component values. M2006-12 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. 5 of 8


Original
PDF M2006-12 M2006-12 M2006-02 12Feb2003
2004 - M2006-03

Abstract: upstream docsis cmts m2006
Text: controls. LVCMOS/LVTTL. For US_CLK_SEL1:0 : Logic 1 1 sets divider to 12 " 10 " " " 6 " 01 " " " 3 "


Original
PDF M2006-03 M2006-03 17arties, 14Jul2004 upstream docsis cmts m2006
2002 - m200601

Abstract: No abstract text available
Text: Micro Networks An Integrated Circuit Systems Company M2006-01 Preliminary Specifications M2006-01 Frequency Synthesizer DESCRIPTION The M2006-01 integrates a high performance Phase Locked , Translator. The maximum input frequency is 700MHz. The M2006-01 will default to a multiplying factor of 32 on , , bandwidth control, and phase slope limiting features make the M2006-01 ideal for use as a clock jitter , REF_SEL 1 inputs. When a new reference is selected the M2006-01 will automatically RLOOP M2006-01


Original
PDF M2006-01 M2006-01 700MHz. m200601
2003 - GR-253-CORE

Abstract: M2006-04 M2006-11 automatic phase selector circuit diagram
Text: REF_CLK REF_SEL1:0 Loop Filter VCSO 01 1x M Divider FOUT0 2 S_DATA S_CLOCK , P1 Figure 2: Simplified Block Diagram M2006-04 Datasheet Rev 0.1 Revised 29Apr2003 M2006 , . M2006-04 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. 2 of 12 Communications Modules , -04 OP_IN MUX DIF_REF0 nDIF_REF0 Phase Detector 00 01 nOP_OUT RIN Power-Up , 0.1 Integrated Circuit Systems, Inc. Note *: If either the T2 bit or the NBW pin is asserted


Original
PDF M2006-04 M2006-04 M2006-11 29Apr2003 GR-253-CORE M2006-11 automatic phase selector circuit diagram
2002 - GR-253

Abstract: GR-253-CORE M2006-01
Text: Micro Networks M2006-01 An Integrated Circuit Systems Company Preliminary Specifications M2006-01 Frequency Synthesizer DESCRIPTION The M2006-01 integrates a high performance Phase Locked , Frequency Translator. The maximum input frequency is 700MHz. The M2006-01 will default to a multiplying , agility, bandwidth control, and phase slope limiting features make the M2006-01 ideal for use as a clock , www.micronetworks.com Micro Networks M2006-01 Preliminary Specifications An Integrated Circuit Systems


Original
PDF M2006-01 M2006-01 700MHz. GR-253 GR-253-CORE
2004 - GR-253

Abstract: M2000 M2006-02A M2006-12 M2006-12A automatic phase selector circuit diagram m2006
Text: No file text available


Original
PDF M2006-12A M2006-12A GR-253) M2006-12AI622 M2006-12AI625 M2006-12AI669 GR-253 M2000 M2006-02A M2006-12 automatic phase selector circuit diagram m2006
2003 - fec 34

Abstract: m2006
Text: No file text available


Original
PDF M2006-02 M2006-02 M2006-12 10Mar2003 fec 34 m2006
2003 - m2006

Abstract: No abstract text available
Text: No file text available


Original
PDF M2006-02 M2006-02 M2006-12 01Aug2003 m2006
2002 - PSL 26

Abstract: GR-253 GR-253-CORE M2006-01
Text: Micro Networks M2006-01 An Integrated Circuit Systems Company Preliminary Specifications M2006-01 Frequency Synthesizer DESCRIPTION The M2006-01 integrates a high performance Phase Locked , Frequency Translator. The maximum input frequency is 700MHz. The M2006-01 will default to a multiplying , agility, bandwidth control, and phase slope limiting features make the M2006-01 ideal for use as a clock , www.micronetworks.com Micro Networks M2006-01 Preliminary Specifications An Integrated Circuit Systems


Original
PDF M2006-01 M2006-01 700MHz. PSL 26 GR-253 GR-253-CORE
2003 - M2006-01

Abstract: M2006-04 m2006
Text: similar to and compatible with the M2006-01 in many applications and is also configurable for narrow , , typical (12kHz-20MHz) ยท Pin and function compatible with the M2006-01 , but without automatic protection , GND DIF_REF1 REF_SEL0 Phase Detector 00 01 Power-Up Default = 1 REF_CLK nOP_IN


Original
PDF M2006-04 M2006-04 M2006-01 20Feb2003 m2006
2003 - 3 phase automatic change over switch circuit diagram

Abstract: single phase automatic change diagram automatic phase selector circuit diagram M2006 GR-253 GR-253-CORE M2006-04 M2006-11
Text: REF_CLK REF_SEL1:0 Loop Filter VCSO 01 1x M Divider FOUT0 2 S_DATA S_CLOCK , P1 Figure 2: Simplified Block Diagram M2006-11 Datasheet Rev 0.1 Revised 29Apr2003 M2006 , . 10. M2006-11 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. 2 of 14 Communications , M2006-11 OP_IN MUX Phase Detector DIF_REF0 nDIF_REF0 00 01 OP_OUT nOP_OUT , Programming M and R Divider Values M2006-11 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. Note


Original
PDF M2006-11 M2006-11 M2006-04 29Apr2003 3 phase automatic change over switch circuit diagram single phase automatic change diagram automatic phase selector circuit diagram M2006 GR-253 GR-253-CORE M2006-04
1999 - M2006-03

Abstract: m2006
Text: . For US_CLK_SEL1:0 : Logic 1 1 sets divider to 12 " 10 " " " 6 " 01 " " " 3 " 00 " " " 1


Original
PDF M2006-03 m2006
2003 - Not Available

Abstract: No abstract text available
Text: Phase Detector 00 01 Power-Up Default = 1 REF_CLK nOP_IN RPOST OP_OUT RIN


Original
PDF M2006-04 M2006-04 M2006-11 24Mar2003
2003 - 3 phase automatic change over switch circuit diagram

Abstract: No abstract text available
Text: nDIF_REF0 DIF_REF1 nDIF_REF1 REF_CLK REF_SEL1:0 S_DATA S_CLOCK S_LOAD 2 P Divider 00 R Divider 01 1x M , = 1 RIN 01 1x Loop Filter Amplifier Phase Locked Loop (PLL) Phase Shifter VCSO M , 4.7 0.75 6.3 1 0.1 2.2 0.001 0.25 0.02 0.5 0.1 2.0 0.05 1.25 622.08 622.08 622.08 622.08 32 32 4


Original
PDF M2006-11 M2006-11 M2006-04 25Mar2003 3 phase automatic change over switch circuit diagram
2003 - m2006

Abstract: No abstract text available
Text: P1 Div FOUT1 nFOUT1 P1_SEL M2006-02 Datasheet Rev 0.1 M2006-02 VCSO Based FEC Clock PLL , (Pull-down and Pull-up) on pg. 6. M2006-02 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. 2 of 8 , Rev 0.1 Integrated Circuit Systems, Inc. 3 of 8 Communications Modules Revised 12Feb2003 w w , -02 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. 4 of 8 Communications Modules Revised 12Feb2003 , : Recommended Conditions of Operation M2006-02 Datasheet Rev 0.1 Integrated Circuit Systems, Inc. 5 of 8


Original
PDF M2006-02 M2006-02 M2006-12 12Feb2003 m2006
2003 - Not Available

Abstract: No abstract text available
Text: 00 DIF_REF1 nDIF_REF1 01 REF_CLK Phase Detector RPOST OP_OUT RIN 1x , nFOUT1 P1 M2006-11 PB Rev 0.1 Revised 24Mar2003 M2006-11 VCSO Based Frequency Translator


Original
PDF M2006-11 M2006-04 24Mar2003
2003 - Not Available

Abstract: No abstract text available
Text: REF_CLK REF_SEL1:0 S_DATA S_CLOCK S_LOAD 2 P Divider 00 R Divider 01 1x M Divider FOUT0 nFOUT0 Serial , REF_SEL1:0 2 00 R Divider R = 1-511 Power-Up Default = 1 RIN 01 1x Loop Filter Amplifier , 1.4kHz 40Hz 4.4 0.7 16.77 2.7 10 1.6 4.7 0.75 6.3 1 0.1 2.2 0.001 0.25 0.02 0.5 0.1 2.0 0.05 1.25


Original
PDF M2006-04 M2006-04 M2006-11 25Mar2003
2004 - OTU1

Abstract: No abstract text available
Text: No file text available


Original
PDF M2006-02 M2006-02 13Jul2004 OTU1
2004 - m2006

Abstract: No abstract text available
Text: No file text available


Original
PDF M2006-02 M2006-02 06Jul2004 m2006
2004 - m2006

Abstract: No abstract text available
Text: No file text available


Original
PDF M2006-12 M2006-12 GR-253) 13Jul2004 m2006
2003 - m2006

Abstract: No abstract text available
Text: No file text available


Original
PDF M2006-02 M2006-02 M2006-12 21Feb2003 m2006
2003 - Not Available

Abstract: No abstract text available
Text: No file text available


Original
PDF M2006-12 M2006-12 M2006-02 01Aug2003
2004 - PLL 02A

Abstract: PLL 02A G m2006
Text: No file text available


Original
PDF M2006-02A/-12A M2006-02A M2006-12A GR-253) M2006-02A M2006-12A M2006-02A/-12A 28Jul2004 PLL 02A PLL 02A G m2006
2004 - OTU1

Abstract: m2006
Text: No file text available


Original
PDF M2006-12 M2006-12 GR-253) 06Jul2004 OTU1 m2006
2004 - PLL 02A

Abstract: PLL Frequency 02a M2000 M2006-02 M2006-02A M2006-12A OTU1
Text: No file text available


Original
PDF M2006-02A M2006-02A 28Jul2004 PLL 02A PLL Frequency 02a M2000 M2006-02 M2006-12A OTU1
Supplyframe Tracking Pixel