The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC6907CS6 Linear Technology LTC6907 - Micropower, 40kHz to 4MHz Resistor Set Oscillator in SOT-23; Package: SOT; Pins: 6; Temperature Range: 0°C to 70°C
LTC1799IS5#TR Linear Technology LTC1799 - 1kHz to 33MHz Resistor Set SOT-23 Oscillator; Package: SOT; Pins: 5; Temperature Range: -40°C to 85°C
LTC6906HS6#TRM Linear Technology LTC6906 - Micropower, 10kHz to 1MHz Resistor Set Oscillator in SOT-23; Package: SOT; Pins: 6; Temperature Range: -40°C to 125°C
LTC1799CS5#TRPBF Linear Technology LTC1799 - 1kHz to 33MHz Resistor Set SOT-23 Oscillator; Package: SOT; Pins: 5; Temperature Range: 0°C to 70°C
LTC6907CS6#TRPBF Linear Technology LTC6907 - Micropower, 40kHz to 4MHz Resistor Set Oscillator in SOT-23; Package: SOT; Pins: 6; Temperature Range: 0°C to 70°C
LTC1799CS5#TR Linear Technology LTC1799 - 1kHz to 33MHz Resistor Set SOT-23 Oscillator; Package: SOT; Pins: 5; Temperature Range: 0°C to 70°C

INSTRUCTION SET of TMS320C4X Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
1993 - TMS320C40

Abstract: UY13-UY20 SPRU011 BOSS WHITE TM320C E9117 TMX320C40GFL ppds TMS320C40 SPRU076 tms320c4x
Text: architecture, internal register structure, instruction set , pipeline, specifications, and operation of its , 1 Introduction Gives an overview of the TMS320C4x Parallel Processing Development System (PPDS , describe the TMS320C4x devices and related support tools. To obtain a copy of any of these TI documents , Texas Instruments. TMS320C4x Technical Brief (literature number SPRU076) has a condensed overview of the TMS320C40 processor, its development tools, and a listing of TMS320C4x third parties. TMS320C4x


Original
PDF TMS320C4x SPRU075A TMS320C40 UY13-UY20 SPRU011 BOSS WHITE TM320C E9117 TMX320C40GFL ppds TMS320C40 SPRU076 tms320c4x
1993 - TMS320C40

Abstract: P3A7 TM320C UY13-UY20 2532 eprom texas TMX320C40GFL SPRU035 TMS320 LCSR transistor P3d
Text: architecture, internal register structure, instruction set , pipeline, specifications, and operation of its , 1 Introduction Gives an overview of the TMS320C4x Parallel Processing Development System (PPDS , describe the TMS320C4x devices and related support tools. To obtain a copy of any of these TI documents , Texas Instruments. TMS320C4x Technical Brief (literature number SPRU076) has a condensed overview of the TMS320C40 processor, its development tools, and a listing of TMS320C4x third parties. TMS320C4x


Original
PDF TMS320C4x SPRU075A TMS320C40 P3A7 TM320C UY13-UY20 2532 eprom texas TMX320C40GFL SPRU035 TMS320 LCSR transistor P3d
1993 - Architecture of TMS320C4X FLOATING POINT PROCESSOR

Abstract: Architecture of TMS320C4X TMS320C4X FLOATING POINT PROCESSOR block diagram block diagram of of TMS320C4X INSTRUCTION SET of TMS320C4X TM320C TMS320C40 TMS320C4X dsp processor Architecture of TMS320C4X TIBPAL16R6
Text: architecture, internal register structure, instruction set , pipeline, specifications, and operation of its , 1 Introduction Gives an overview of the TMS320C4x Parallel Processing Development System (PPDS , describe the TMS320C4x devices and related support tools. To obtain a copy of any of these TI documents , Texas Instruments. TMS320C4x Technical Brief (literature number SPRU076) has a condensed overview of the TMS320C40 processor, its development tools, and a listing of TMS320C4x third parties. TMS320C4x


Original
PDF TMS320C4x SPRU075A TIBPAL16R6 HM6208) TIBPAL16R4 Architecture of TMS320C4X FLOATING POINT PROCESSOR Architecture of TMS320C4X TMS320C4X FLOATING POINT PROCESSOR block diagram block diagram of of TMS320C4X INSTRUCTION SET of TMS320C4X TM320C TMS320C40 TMS320C4X dsp processor Architecture of TMS320C4X
1995 - HEX30.exe

Abstract: SPRU034 TMS320C40 TMS320C40 default type int TMS320C50 TMS320C31 TMS320C30 TMS320C28 TMS320C26 TMS320C30 Evaluation Module
Text: , and the TMS320C4x , the value at the interrupt vector is used as the address of the next instruction , interrupt (for example, a low pulse on an external interrupt pin) to the execution of the first instruction , Appendix C contains complete examples of how to set up interrupt vectors for all the processors discussed , of four locations as defined by the external pins RESETLOC0 and RESETLOC1. The TMS320C4x 's interrupt , Interrupt Vectors Any 2K-word page TMS320C4x TMS320C4 TMS320C5x TMS320C5 Related to value of


Original
PDF TMS320 SPRA036 HEX30.exe SPRU034 TMS320C40 TMS320C40 default type int TMS320C50 TMS320C31 TMS320C30 TMS320C28 TMS320C26 TMS320C30 Evaluation Module
1995 - DSPHEX

Abstract: TMS320C40 SPRA021 TMS320C50 TMS320C31 TMS320C30 TMS320C28 TMS320C26 TMS320C25 TMS320
Text: to set the TMS320C4x interrupt vectors to start at location 0x0 by setting the value of the IVTP , interrupt (for example, a low pulse on an external interrupt pin) to the execution of the first instruction , Appendix C contains complete examples of how to set up interrupt vectors for all the processors discussed , of four locations as defined by the external pins RESETLOC0 and RESETLOC1. The TMS320C4x 's interrupt , Interrupt Vectors Any 2K-word page TMS320C4x TMS320C5x Related to value of IPTR bits of the PMST


Original
PDF TMS320 00000h, 00030h, 00800h, 02c00h, 00050h, 00060h, 00100h, 00300h, DSPHEX TMS320C40 SPRA021 TMS320C50 TMS320C31 TMS320C30 TMS320C28 TMS320C26 TMS320C25
1995 - instruction set of TMS320C5x

Abstract: Architecture of TMS320C4X Architecture of TMS320C4X FLOATING POINT PROCESSOR Architecture of TMS320C4X FLOATING POINT PROCESS HEX30.exe HEX30 TMS320C5x dsp processor Architecture of TMS320C5X dsp processor Architecture of TMS320C4X architecture of TMS320C5x
Text: to set the TMS320C4x interrupt vectors to start at location 0x0 by setting the value of the IVTP , interrupt (for example, a low pulse on an external interrupt pin) to the execution of the first instruction , Appendix C contains complete examples of how to set up interrupt vectors for all the processors discussed , of four locations as defined by the external pins RESETLOC0 and RESETLOC1. The TMS320C4x 's interrupt , Interrupt Vectors Any 2K-word page TMS320C4x TMS320C5x Related to value of IPTR bits of the PMST


Original
PDF TMS320 SPRA036 00000h, 00030h, 00800h, 02c00h, 00050h, instruction set of TMS320C5x Architecture of TMS320C4X Architecture of TMS320C4X FLOATING POINT PROCESSOR Architecture of TMS320C4X FLOATING POINT PROCESS HEX30.exe HEX30 TMS320C5x dsp processor Architecture of TMS320C5X dsp processor Architecture of TMS320C4X architecture of TMS320C5x
1995 - SPRU014

Abstract: architecture of TMS320C5x SPRA021 SPRU034 TMS320C40 DSPHEX TMS320C26 SPRU035 TMS320C30 TMS320C28
Text: , and the TMS320C4x , the value at the interrupt vector is used as the address of the next instruction , interrupt (for example, a low pulse on an external interrupt pin) to the execution of the first instruction , Appendix C contains complete examples of how to set up interrupt vectors for all the processors discussed , of four locations as defined by the external pins RESETLOC0 and RESETLOC1. The TMS320C4x 's interrupt , Interrupt Vectors Any 2K-word page TMS320C4x TMS320C4 TMS320C5x TMS320C5 Related to value of


Original
PDF TMS320 00000h, 00030h, 00800h, 02c00h, 00050h, 00060h, 00100h, 00300h, SPRU014 architecture of TMS320C5x SPRA021 SPRU034 TMS320C40 DSPHEX TMS320C26 SPRU035 TMS320C30 TMS320C28
1992 - Architecture of TMS320C4X

Abstract: INSTRUCTION SET of TMS320C4X dsp processor Architecture of TMS320C4X SPRU034 tms320c4x SPRU035 TMS320C40 SPRU076 TMS320 SPRU086
Text: architecture, internal register structure, instruction set , pipeline, specifications, and operation of its six , language at both the register and bit levels and includes a set of high- and low-level functions for , format, and symbolic debugging directives for the TMS320C3x and TMS320C4x generations of devices , language source code for the TMS320C3x and TMS320C4x generations of devices. iv Read This First , Library User's Guide. TMS320C4x Technical Brief (lit. number SPRU076) provides an overview of the


Original
PDF
1996 - TMS320C4X

Abstract: TMS320C40
Text: -MHz TMS320C4x parallel DSP CPU Capable of digitizing four-channel RGB video signals, generating up to 24 bits , 'C4x also provides a single-cycle reciprocal of the square root instruction to speed up the , 's Dual-Processor Module, C4T, which supports up to two TMS320C4x processors carrying SRAM and DRAM, is capable of , C4T is used individually or in groups for constructing arrays of TMS320C4x processors and combining , provide consultancy and research and development contracting services to a diverse range of clients in


Original
PDF TIM-40 15-pin TMS320C4X TMS320C40
1994 - induction cooker schematic diagram

Abstract: induction cooker block diagrams APC UPS CIRCUIT DIAGRAM of rs 550 schematic diagram induction cooker induction cooker schematic diagram E1 error tms320e14fzl TMS320C50PQ target board evaluation kit TMS320C26FNL TMS320E15FZL induction cooker block diagrams Texas
Text: 50-MHz verson of the TMS320C31 TMS320C4x Devices J J TMS320C40 - a high-performance, 275 , instruction cycle times of 25, 35, or 50 ns with 10K-word RAM and 2K-word ROM. TMS320LC50 - a low-power version of the TMS320C50. Available in instruction cycle times of 40 or 50 ns with 10K-word RAM and 2K , . TMS320BC51 - a version of the TMS320C51 with a preprogrammed ROM bootloader. Available in instruction cycle , TMS320C51. Available in instruction cycle times of 40 or 50 ns with 2K-word RAM and 8K-word ROM


Original
PDF g320E2x, TMS320LC1x, TMS320P1x, XDS/22 XDS510 TMS320C40, TMS320C5x, induction cooker schematic diagram induction cooker block diagrams APC UPS CIRCUIT DIAGRAM of rs 550 schematic diagram induction cooker induction cooker schematic diagram E1 error tms320e14fzl TMS320C50PQ target board evaluation kit TMS320C26FNL TMS320E15FZL induction cooker block diagrams Texas
1996 - MDC40HB

Abstract: DBV44 dbv42 DBV46 INSTRUCTION SET of TMS320C4X TMS320C80 sonar transmitter Loughborough Sound Images VME controller Frontpanel PC Audio
Text: of the six TMS320C4x communication ports from each module site are buffered and made available to , instruction whereby a single module can gain exclusive access. A wide variety of analog and digital I/O is , TMS320C4x TIM-40-compatible processor modules Up to 2.5-MBytes of global-memory expansion Up to 32 , general-purpose and signalprocessing tasks, while the diversity of TMS320C4x processing modules available from , digital signal processors. The company's extensive range of hardware includes many board-level products


Original
PDF TMS320C80 TMS320C4x TMS320C8x MDC40HB DBV44 dbv42 DBV46 INSTRUCTION SET of TMS320C4X sonar transmitter Loughborough Sound Images VME controller Frontpanel PC Audio
1996 - INSTRUCTION SET of TMS320C4X

Abstract: INTRODUCTION TO TMS320C5x dsp PROCESSOR texas TMS320C5X PROCESSOR spectron instruction set of TMS320C5x TMS320C8x
Text: set of powerful non-intrusive debug capabilities · Complements the instruction cycle of the TI , SPOX-DBUG for TMS320C3x, TMS320C4x , TMS320C5x, TMS320C8x by Spectron Microsystems Software Overview SPOX-DBUG is one of several portable components of the SPOX family of products that provide a complete development environment for DSP application developers. SPOX-DBUG extends the capabilities of the , debuggers and makes them SPOX-aware with features that simplify the development and debugging of


Original
PDF TMS320C3x, TMS320C4x, TMS320C5x, TMS320C8x emu40, 16-bit INSTRUCTION SET of TMS320C4X INTRODUCTION TO TMS320C5x dsp PROCESSOR texas TMS320C5X PROCESSOR spectron instruction set of TMS320C5x TMS320C8x
1998 - PPC403GCX

Abstract: ARM810 ARM700 IBM PowerPC Processor 350 Mips TMS320 MPC860 MPC823 M68000 IDT79R36100 MIPS R3000A
Text: standard 32-bit ARM instruction set and a 16-bit THUMB instruction set . This unique strategy implements , fetch its first instruction from address 0 two and a half clock cycles after the rising edge of NRESET , intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of , implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or


Original
PDF AP-655 AP-617 PPC403GCX ARM810 ARM700 IBM PowerPC Processor 350 Mips TMS320 MPC860 MPC823 M68000 IDT79R36100 MIPS R3000A
1998 - Architecture of TMS320C4X

Abstract: ADSP-21060 1994 ADSP-21060 1993 ADSP-21060 ti c40 architecture 32 bit barrel shifter circuit diagram block diagram of of TMS320C4X architecture TMS320C40 comparison of dsps ADSP-21060 reference manual
Text: location), and length of circular buffer (when needed). Instruction Set A DSP's architecture can , instruction , all registers can be swapped with a set of secondary registers (background registers). The , discusses the features of two popular floating-point DSP families, the ADSP-2106x and TMS320C4x . Table I , of on-chip program/data RAM, 4K × 32 bit words of ROM, a 128 word Least-Recently-Used instruction , multiprocessor support. The two variations of the TMS320C4x are the TMS320C40 (40 MIPS, six COMM ports, 32


Original
PDF AN-403 ADSP-21060? ADSP-21060 TMS320C40) ADSP-21062 TMS320C4x ADSP-2106x E2038 Architecture of TMS320C4X ADSP-21060 1994 ADSP-21060 1993 ti c40 architecture 32 bit barrel shifter circuit diagram block diagram of of TMS320C4X architecture TMS320C40 comparison of dsps ADSP-21060 reference manual
1998 - TMS320C4X FLOATING POINT PROCESSOR block diagram

Abstract: Architecture of TMS320C4X Architecture of TMS320C4X FLOATING POINT PROCESSOR 32 bit barrel shifter circuit diagram block diagram for automatic room power control DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER home security system block diagram architectural design of TMS320C50 tms320c5x on chip peripherals 16 BIT ALU design with data sheet
Text: highly specialized instruction set is the basis of the operational flexibility and speed of the 'C2xx , efficient compiler platform. The highly optimized C compiler, the parallel instruction set , and the 'C3x , features: S S S S S S S S S 35- and 50-ns instruction cycle times 4K 16-bit words of RAM 4K , (continued) S Instruction set ­ ­ Single-cycle multiply/accumulate instructions ­ Memory block , -ns instruction cycle time 544K words 16-bits of on-chip data/program dual-access RAM 16K words bits of


Original
PDF TMS320 TMS32010 TMS320C4X FLOATING POINT PROCESSOR block diagram Architecture of TMS320C4X Architecture of TMS320C4X FLOATING POINT PROCESSOR 32 bit barrel shifter circuit diagram block diagram for automatic room power control DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER home security system block diagram architectural design of TMS320C50 tms320c5x on chip peripherals 16 BIT ALU design with data sheet
1996 - TMS320C31

Abstract: 86956
Text: /cheops_bv Company Background The CHEOPS Image Processing GmbH & Co. KG has set itself the goal to , worldwide. The product groups of the DSP image-processing components using TI signal processors and will be , algorithms with the 'C80 can be shortened by a factor of 20 compared to the 'C40 or Pentium. Since in 'C8x , Name: Platforms Supported: Devices Supported: KAIRO Basic Card PC TMS320C3x, TMS320C4x , processing. To this purpose a gate array is located in the input part of the circuit, which can be


Original
PDF D-86956 TMS320C31 86956
1998 - instruction set of TMS320C5x

Abstract: Architecture of TMS320C4X small signal transistor MOTOROLA DATABOOK D630 diagram PPC403GCX block diagram of of TMS320C4X IBM PowerPC Processor 350 Mips TMS320C5x architecture diagram INSTRUCTION SET of TMS320C4X arm microprocessor data sheet
Text: Advanced RISC Machines, Ltd. employs both the standard 32-bit ARM instruction set and a 16-bit THUMB instruction set . This unique strategy implements 16-bit instruction length on a 32-bit architecture to allow , first instruction from address 0 two clock cycles after the rising edge of NRESET. The CPU must be , intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of , implied warranty, relating to sale and/or use of Intel products including liability or warranties


Original
PDF AP-655 AP-617 instruction set of TMS320C5x Architecture of TMS320C4X small signal transistor MOTOROLA DATABOOK D630 diagram PPC403GCX block diagram of of TMS320C4X IBM PowerPC Processor 350 Mips TMS320C5x architecture diagram INSTRUCTION SET of TMS320C4X arm microprocessor data sheet
TMS320C40

Abstract: INSTRUCTION SET of TMS320C4X intel p55c P55C tms320c40 instruction set neural network chips L-Neuro 1.0
Text: describes the architecture and the instruction set of a single chip digital neuroprocessor with variable , hardware support of matrix/vector calculations. 1. Introduction 2. Architecture and Instruction Set of , processor nodes; · neurochip must have a sufficiently versatile instruction set capable of supporting the widely used constructions of modern high level programming languages. Any instruction (except load , which conform to the above requirements. 2. Architecture and Instruction Set of the Neurochip The


Original
PDF TMS320C4x TMS320C40 INSTRUCTION SET of TMS320C4X intel p55c P55C tms320c40 instruction set neural network chips L-Neuro 1.0
1996 - lh9124

Abstract: tms320 jtag SMT311 KC44PCI Dual-Port V-RAM INSTRUCTION SET of TMS320C4X neural network chips TMS320C44 TMS320C40 c44 analog devices
Text: Neural Instruction Set Processor (NiSP) Capable of processing in excess of 64K neurons Capable of , By using two Neural Instruction Set Processors (NiSPs) in conjunction with the TMS320C40, the SMT306 , a provider of high-performance computing hardware for industrial and military applications. Established in 1986, Kane Computing is a part of Kane International Ltd., a multi-million dollar company with , specific customer needs with a mixture of off-the-shelf hardware and development tools plus special


Original
PDF 350-Mbps TMS320C80s, lh9124 tms320 jtag SMT311 KC44PCI Dual-Port V-RAM INSTRUCTION SET of TMS320C4X neural network chips TMS320C44 TMS320C40 c44 analog devices
1996 - Not Available

Abstract: No abstract text available
Text: has happened repeatedly that customers award special instruction or software contracts to CHEOPS. In the frame of this work and continuing instruction for our colleagues we have been able to put , /cheops_bv Company Background The CHEOPS Image Processing GmbH and Co KG has set itself the goal to , subjects: · signal processors · image processing · image modification · integration of image processing in industrial production Devices Supported TMS320C2x, TMS320C3x, TMS320C4x , TMS320C5x, TMS320C8x


Original
PDF D-86956 TMS320C3x/ TMS320C8x
1996 - ERICSSON RBS 6000

Abstract: Ericsson RBS 6102 Ericsson Installation guide for RBS 6000 RBS 2216 ericsson maintenance RBS 2216 ericsson user manual Ericsson RBS 6102 hardware reference manual siemens mid-96 RBS ericsson user manual RBS 6102 Rack rbs ericsson 6102 rbs 6102
Text: of a third-party product or service does not constitute an endorsement of it by Texas Instruments. Further, TI does not accept responsibility for any representations or warranties of any of the , connection with the TI TMS320 family of DSPs. If you want more information about a product or service, please , infringement of patents or rights of others based upon assistance contained in this publication. It is the responsibility of the customer to obtain the most current information about TI products and services. TI


Original
PDF TMS320 TMS320 ERICSSON RBS 6000 Ericsson RBS 6102 Ericsson Installation guide for RBS 6000 RBS 2216 ericsson maintenance RBS 2216 ericsson user manual Ericsson RBS 6102 hardware reference manual siemens mid-96 RBS ericsson user manual RBS 6102 Rack rbs ericsson 6102 rbs 6102
1996 - 53c720

Abstract: SMT312 Amersham ibm edram SMT311 weitek SMT302 synapse W9100 "frame grabber"
Text: TMS320C40 Features and Benefits · · · · · 16-bit neural instruction set processor Capable of , Product Description The SMT306 is a Size 2 TIM-40 module. By using two neural instruction set processors , transfer bandwidth is achieved. Each neural instruction set processor (NiSP) device offers a peak , / Company Background Sundance was established in 1989, and produces a comprehensive range of , . Sundance's range of products allows Sundance to act as a "onestop" shop for system designers and


Original
PDF SMT319 50-MFLOPs 53c720 SMT312 Amersham ibm edram SMT311 weitek SMT302 synapse W9100 "frame grabber"
1996 - TMS320C4X ARCHITECTURE, ADDRESSING MODES

Abstract: Architecture of TMS320C4X MDC40S2 MDC40T1-40 MDC40S MDC40HB Spectrum VME64 VME64 ISA to VME TMS320C40
Text: , ISA, and PCI board-level products with the most comprehensive and robust set of DSP development tools , memory instruction cache, which allows full use to be made of the DSP's Harvard architecture. 3-415 , 480-MFLOP VXI64 master slave DSP board Six TIM-40 sites and two embedded 'C40s Up to 4-MB of SRAM per on-board DSP, up to 64 MB of shared DRAM HP 80-MB/s local bus support with broadcast write to all , implemented for control of other DSP or I/O modules. 3-395 Spectrum Signal Processing Inc


Original
PDF TMS320C40 TIM-40 C40-accessible TMS320C4X ARCHITECTURE, ADDRESSING MODES Architecture of TMS320C4X MDC40S2 MDC40T1-40 MDC40S MDC40HB Spectrum VME64 VME64 ISA to VME
1998 - ic vertical la 78141

Abstract: LA 78141 VERTICAL LA 78141 la 78141 equivalent IC LA 78141 data sheet la 78141 LA 78141 tv application circuit LA 78141 data IC LA 78141 schematic prepaid energy meter block diagram
Text: customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty , this warranty. Specific testing of all parameters of each device is not necessarily performed, except , involve potential risks of death, personal injury, or severe property or environmental damage ("Critical


Original
PDF TMS320 SPRU011F Index-12 XDS510 TMS320C40 ic vertical la 78141 LA 78141 VERTICAL LA 78141 la 78141 equivalent IC LA 78141 data sheet la 78141 LA 78141 tv application circuit LA 78141 data IC LA 78141 schematic prepaid energy meter block diagram
Architecture of TMS320C4X

Abstract: HQFP304 dsp processor Architecture of TMS320C4X NM6404 HQFP-304 building blocks of risc processor TMS320C4X NM6403 "vector instructions" saturation
Text: support vector operations with elements of variable bit length. NM6404 is a binary compatible with , and Flash memory and two communication ports hardware compatible with TI DSP TMS320C4x . Features: · · · · · · · Clock frequency - 133 MHz (8 ns instruction cycle time) Technology used , are 32 and 64 bit wide (usually two operations are executed by each instruction ) · 2Mbit On-chip , integers · 4 DMA channels · Two high speed I/O communication ports hardware compatible with those of


Original
PDF NM6404 32-bit 64-bit NM6403 NM6404 16/32/64-bit TMS320C4x. HQFP304 64-bit Architecture of TMS320C4X dsp processor Architecture of TMS320C4X HQFP-304 building blocks of risc processor TMS320C4X "vector instructions" saturation
Supplyframe Tracking Pixel