The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC1090CSW Linear Technology LTC1090 - Single Chip 10-Bit Data Acquisition System; Package: SO; Pins: 20; Temperature Range: 0°C to 70°C
LTC1293DCSW Linear Technology LTC1293 - Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
LTC1289CCSW#TRPBF Linear Technology LTC1289 - 3 Volt Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 20; Temperature Range: 0°C to 70°C
LTC1293BCSW#TRPBF Linear Technology LTC1293 - Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
LTC1296BISW#PBF Linear Technology LTC1296 - Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 20; Temperature Range: -40°C to 85°C
LTC1296DCSW#TRPBF Linear Technology LTC1296 - Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 20; Temperature Range: 0°C to 70°C

H.261 encoder chip Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
1997 - dwa 108 a

Abstract: 27mhz remote control IC H261 HMP8112 HMP8364 MD31 dwa 108 Variable Length Decoder VLD
Text: synchronization signals. The output can go to a GUI chip , an NTSC/PAL encoder or can be transferred to the , /PAL Encoders or Video Over PCI to GUI · Fully Compliant with the ITU H. 261 Standard · Encoder and , . This clock comes from the H.221 processor to facilitate data transfers to/from the P64 H. 261 encoder , DISPLAY SCALER ENCODER SCALER DRAM INTERFACE BUS VIDEO OUTPUT BUS I/F H. 261 INTERFACE , HMP8364 S E M I C O N D U C T O R PRELIMINARY H. 261 Video CODEC June 1997 Features


Original
PDF HMP8364 1-800-4-HARRIS dwa 108 a 27mhz remote control IC H261 HMP8112 HMP8364 MD31 dwa 108 Variable Length Decoder VLD
Not Available

Abstract: No abstract text available
Text: ITU H. 261 Standard • Encoder and Decoder on the Same Chip • Supports Simultaneous Encoding and , with proper syn­ chronization signals. The output can go to a GUI chip , an NTSC/PAL encoder or can , clock comes from the H.221 processor to facilitate data transfers to/from the P64 H. 261 encoder /decoder , REMOTE DISPLAY SCALER ENCODER SCALER D R AM INTERFACE , BUS VIDEO OUTPUT BUS l/F H. 261 , function. The output of the Encode Scaler goes to the H. 261 Encoder . The outputs of the Local Display


OCR Scan
PDF HMP8364 1-800-4-HARRIS
Not Available

Abstract: No abstract text available
Text: P64 H. 261 encoder /decoder chip . 3.6 Video Output Port PIN NAME TYPE NO. DESCRIPTION , signals. The output can go to a GUI chip , an NTSC/PAL encoder or can be transferred to the graphics , PCI to GUI • Fully Compliant with the ITU H. 261 Standard • Encoder and Decoder on the Same , function. The output of the Encode Scaler goes to the H . 261 Encoder . The outputs of the Local Display , HMP8364 S E M IC O N D U C T O R PRELIMINARY H. 261 Video CODEC June 1997 Features


OCR Scan
PDF HMP8364
1997 - ECHO canceller IC

Abstract: h221 HMP8112 HMP8112A HMP8156 HMP8201 HMP8320VCS HMP8364
Text: /PAL video encoder (HMP8156). The H.320 (ISDN) VCS chip set supports up to 30 frames per second of CIF , Conferencing chip set. The PCI interface supports control and data flows between the host system and the H. 261 , HMP8320VCS S E M I C O N D U C T O R ADVANCE INFORMATION Video Conference Solution Chip Set , Conference Solution) chip set is fully compliant with the ITU-T H.320 Teleconferencing standard and designed to run with a host processor. The VCS chip set consists of four Harris ICs: the video codec


Original
PDF HMP8320VCS HMP8364) HMP8201) HMP8112) HMP8156) 1-800-4-HARRIS ECHO canceller IC h221 HMP8112 HMP8112A HMP8156 HMP8201 HMP8320VCS HMP8364
1997 - TMS320C80

Abstract: H.261 encoder chip H261 TMS320C82 mpeg coder audio layer 2 at&t video decoder mpeg
Text: motion-picture-sequence coding. 3. H. 261 tries to balance the hardware complexities between the encoder and the decoder , quantization (VQ) may have a rather simple decoder but must have a more complex encoder . 4. H. 261 , signal decoder. The signal encoder is not completely specified by the H. 261 standard but is expected to , TaskResume functions. There are just two major functions that get the bitstream from the H. 261 encoder and , from encoder * / H261FecDecodeBuffer (dbuffer, bitrate); / * Decode the dbuffer bitstream * / H. 261


Original
PDF TMS320C80 SPRA161 H.261 encoder chip H261 TMS320C82 mpeg coder audio layer 2 at&t video decoder mpeg
1997 - ti 261

Abstract: PX-64 motion camera h261 mean absolute difference H.261 encoder chip Video controller TMS320C80 TMS320C82 TMS320C80 H.261 decoder chip
Text: motion-picture-sequence coding. 3. H. 261 tries to balance the hardware complexities between the encoder and the decoder , quantization (VQ) may have a rather simple decoder but must have a more complex encoder . 4. H. 261 , signal decoder. The signal encoder is not completely specified by the H. 261 standard but is expected to , three parallel processors, PP0 ­ PP2, are used solely for the H. 261 video encoder /decoder , (); BufferInstallMalloc (MemAlloc,MemFree); 2. Initialize the H. 261 FEC: H261FecInit(); 3. Create the encoder and


Original
PDF TMS320C80 SPRA161 ti 261 PX-64 motion camera h261 mean absolute difference H.261 encoder chip Video controller TMS320C80 TMS320C82 H.261 decoder chip
1997 - H.261

Abstract: Video controller TMS320C80 videostream decoders 1995 jpeg codec mean absolute difference TMS320C80 H.261 encoder chip H261
Text: motion-picture-sequence coding. 3. H. 261 tries to balance the hardware complexities between the encoder and the decoder , quantization (VQ) may have a rather simple decoder but must have a more complex encoder . 4. H. 261 , signal decoder. The signal encoder is not completely specified by the H. 261 standard but is expected to , TaskResume functions. There are just two major functions that get the bitstream from the H. 261 encoder and , from encoder * / H261FecDecodeBuffer (dbuffer, bitrate); / * Decode the dbuffer bitstream * / H. 261


Original
PDF TMS320C80 SPRA161 H.261 Video controller TMS320C80 videostream decoders 1995 jpeg codec mean absolute difference H.261 encoder chip H261
1999 - H.261 encoder chip

Abstract: No abstract text available
Text: convert run length coded data from the VP2611 encoder into an H. 261 compatible bitstream. The serial port , VPB261 H. 261 Evaluation Board Application Note AN146 - 2.1 June 1996 FEATURES s Complete evaluation and prototyping system for Mitel Semiconductor H. 261 Video Compression/Decompression chipset , . The data is colour space converted, filtered and coded to H. 261 specification and passed to the , a different H. 261 decoder if desired. It is also possible to input H. 261 data from another system


Original
PDF VPB261 AN146 VP510) VP8708) VP101) H.261 encoder chip
1999 - H.261 encoder chip

Abstract: ARRAY MICROSYSTEMS 176x120 Video graphic array VIDEO TO SVGA ENCODER videoflow H.261 codec chip
Text: collaboration (T.120) performance. Based on Array's proprietary VideoFLOW® H. 261 Codec chip technology, the , tightly couple with and accelerate Microsoft NetMeeting ­ by utilizing Array's hardware to execute H. 261 , communication solution for delivering digital video and audio content over an Intranet. With Array's H. 261 , compression chip set ­ based on Array's proprietary VideoFLOW technology ­ for optimum performance and , core of the MPEG-1 and H. 261 compression tasks ­ performing up to 7 billion operations per second


Original
PDF 323-compliant 128Kbps 768Kbps H.261 encoder chip ARRAY MICROSYSTEMS 176x120 Video graphic array VIDEO TO SVGA ENCODER videoflow H.261 codec chip
Not Available

Abstract: No abstract text available
Text: CCITT H. 261 requirements 40/30 MHz data rate for decoder and encoder Internal BCH decoding buffers 44 , International Consultative Committee for Telephones and Telegraphs (CCITT) recommendation H. 261 . The forward , second are supported for both the encoder and decoder in full duplex mode. The device processes , user supplied frame bit. The encoder appends 18 bits of redundant check bits to every 493 bits of , char­ acterization. When internal framing and synchronization is selected, the encoder appends a


OCR Scan
PDF L64715 L64715 44-Pin
CL404A

Abstract: C-Cube VRP3 inverse quantization CL4010
Text: , higher-perfonnance chip for all C-Cube encoder and codec applications.1 The VRP3 is separated into two distinct , Description Multimedia Accelerators H. 261 Video Codec MPEG-1 Video Encoder Advanced MPEG-1 Video Encoder MPEG , ) Coprocessors: 2 GigaOp motion estimator Variable-length encoder /decoder Video interfaces perform on-chip , (implement DRAM refresh logic on chip ). Two Mbytes of interleaved DRAM per chip is typical in most applica , per line and outputs the video on video interface B. The VRP3 as an Encoder The VRP3 accepts a digital


OCR Scan
PDF CL4020 CL4040 CL4000) 64-Mbyte) CLM4120 CLM4440. CL404A C-Cube VRP3 inverse quantization CL4010
Not Available

Abstract: No abstract text available
Text: and encoder Internal BCH decoding buffers 44-pin PLCC (Plastic Leaded Chip Carrier) package © 1 9 9 , erly CCITT) recommendation H. 261 . The forw ard error correcting code is a 2-error correcting BCH code. The device contains both an encoder and a decoder for full duplex operation. The device processes , user supplied frame bit. The encoder appends 18 bits of redundant check bits to every 493 bits of mes , acterization. W hen internal fram ing and synchronization is selected, the encoder appends a single fra m ing


OCR Scan
PDF L64715 511-bit 44-Pin
BCH code

Abstract: No abstract text available
Text: are supported for both the encoder and decoder in full duplex mode. i if a - L64715 Chip , -T SS H. 261 requirements 30 M H z data rate for d ecoder and encoder Internal BC H decoding buffers , (formerly CCITT) recom m endation H. 261 . The forward error correcting code is a 2-error correcting BCH code. The device contains both an encoder and a decoder for full duplex operation. The device p ro c e sse s , u se r supplied frame bit. The encoder a ppends 18 bits of redundant ch e ck bits to every 493 bits


OCR Scan
PDF L64715 44-Pin BCH code
2001 - H.261 decoder chip

Abstract: H.261 encoder chip combined video Videophone
Text: NTSC source which is usually glossed over by people offering single chip or software solutions to H. 261 , AN206 An Overview of the H. 261 Application Note AN206 - 1.1 October 1995 THE REQUIREMENT H. 261 , contents and the accuracy of the decoder, but leaves room for differentiation in the encoder and pre/post , provides scope for 30 B channels. H. 261 thus describes video coding and decoding methods at rates of p x 64 , will quality start to suffer. H. 261 only covers the video side of a video phone system. Audio can use


Original
PDF AN206 AN206 H.261 decoder chip H.261 encoder chip combined video Videophone
2001 - H.261 encoder chip

Abstract: H.261 codec chip VP520 VP2615 VP2614 VP2612 VP2611 T120 G711 CCIR601
Text: source which is usually glossed over by people offering single chip or software solutions to H. 261 , reference to the previous frame. The H. 261 specification does not demand that the encoder uses motion , RESOLUTION Y 360 X 288 Cr/Cb 180 x 144 Fig.3 Complete H. 261 Encoder Using the Chipset SYSTEM , AN206 An Overview of the H. 261 Application Note AN206 - 1.1 October 1995 THE REQUIREMENT H. 261 , contents and the accuracy of the decoder, but leaves room for differentiation in the encoder and pre/post


Original
PDF AN206 AN206 H.261 encoder chip H.261 codec chip VP520 VP2615 VP2614 VP2612 VP2611 T120 G711 CCIR601
1999 - combined video

Abstract: H.261 decoder chip of4801
Text: NTSC source which is usually glossed over by people offering single chip or software solutions to H. 261 , AN206 An Overview of the H. 261 Application Note AN206 - 1.1 October 1995 THE REQUIREMENT H. 261 , contents and the accuracy of the decoder, but leaves room for differentiation in the encoder and pre/post , provides scope for 30 B channels. H. 261 thus describes video coding and decoding methods at rates of p x 64 , will quality start to suffer. H. 261 only covers the video side of a video phone system. Audio can use


Original
PDF AN206 AN206 combined video H.261 decoder chip of4801
1997 - C-Cube CL4000

Abstract: CLM4200 VIDEO CAPTURE CARD USER MANUALS video encoder mpeg C-Cube VRP3 programmable pipeline microcode memory CL4020 CL4010
Text: , higher-performance chip for all C-Cube encoder and codec applications.1 The VRP3 is separated into two distinct , -3 Products Description Multimedia Accelerators H. 261 Video Codec MPEG-1 Video Encoder Advanced MPEG-1 Video , arithmetic operations per second (MOPS) Coprocessors: s 2 GigaOp motion estimator s Variable-length encoder , signals needed to drive local DRAM array (implement DRAM refresh logic on chip ). Two Mbytes of interleaved DRAM per chip is typical in most applications. 3.3V operation from VDD1, and 5V input tolerance from


Original
PDF CL4020 CL4040 CL4000) CLM4120 CLM4440. C-Cube CL4000 CLM4200 VIDEO CAPTURE CARD USER MANUALS video encoder mpeg C-Cube VRP3 programmable pipeline microcode memory CL4020 CL4010
Not Available

Abstract: No abstract text available
Text: encoder appends a single fra m ­ ing bit, as specified in CCITT recom m endation H. 261 , to each BCH , CCITT H. 261 requirem ents 30 MHz data rate fo r decoder and encoder Internal BCH decoding buffers 44 , (Consultative Committee on International Telephones and Telegraphs) recom m endation H. 261 . The forw ard error correcting code is a 2-error correcting BCH code. The device contains both an encoder and a decoder fo r , second are supported fo r both the encoder and decoder in full duplex mode. The device processes


OCR Scan
PDF L64715 L64715 44-Pin
Not Available

Abstract: No abstract text available
Text: ITU-TSS H. 261 requirements 30 MHz data rate for decoder and encoder Internal BCH decoding buffers 44 , ) recommendation H. 261 . The forward error correcting code is a 2-error correcting BCH code. The device contains both an encoder and a decoder for full duplex operation. The device processes blocks of 512 bits. Each , . The encoder appends 18 bits of redundant check bits to every 493 bits of message to form the BCH , and synchronization is selected, the encoder appends a single framing bit, as specified in ITU-TSS


OCR Scan
PDF L64715 511-bit S3D4fi04 44-Pin 53Q4fl04
2002 - H261

Abstract: VP2611 VP2612 VP2614 VP2615 VP510 VP520S "Overflow detection"
Text: Pin Quad Flatpack ASSOCIATED PRODUCTS s VP2611 H. 261 Encoder s VP2615 H. 261 Decoder , chip-set for video conferencing, video telephony, and multimedia applications. This chip set implements , this Chip Enable should be used. PIN DESCRIPTIONS DBUS7:0 The input data bus from VP2611. The data type is defined by the value present on DMODE3:0 TXE2 Active low chip enable for the Transmission buffer. This is used for the optional second memory chip , if a 512kBit buffer is being used


Original
PDF VP2612 HB3923-2 VP2611 64kbits/s VP2615 VP2614 VP520S VP510 DS3511 H261 VP2612 "Overflow detection"
Not Available

Abstract: No abstract text available
Text: – VP2611 H. 261 Encoder ■VP2615 H. 261 Decoder ■VP2614 Video Demultiplexer ■VP520 , the 27MHz system clock, or it simply counts H. 261 frames from the encoder . There is no support , multimedia applications. This chip set implements the H261 standard for video compression for line rates of , :0 If a 256kBrt buffer is being used this Chip Enable should be used. TXE2 Active low chip enable tor the Transmission buffer. This is used for the optional second memory chip , if a 512kBit


OCR Scan
PDF DS3511 VP2612 HB3923-1) VP2612 27MHz VP2611 37fciÃ
2001 - BT812

Abstract: bt812 equivalent BROOKTREE bt812
Text: AN4620 Designing with the H. 261 Chipset Application Note AN4620 - 1.1 November 1996 , H. 261 chips. As such the topics covered are included here under section headings which reflect the , datasheets and other H. 261 applications notes. The latest versions of these can always be obtained from our , VACTIVE HACTIVE FIFO RCK WCK DIN RSTW WE DOUT RSTR RE VP520S ( encoder ) HBLNK VRESET FIELD_EVEN , address is reset by the VP520S VREF and data is strobed out of the FIFO and into the encoder VP520S using


Original
PDF AN4620 AN4620 VP520S BT812 bt812 equivalent BROOKTREE bt812
2001 - BT812

Abstract: bt812 equivalent int 6400 VP520S VP520 VP2612 VP2611 uPD485506 H261 DS3504
Text: AN4620 Designing with the H. 261 Chipset Application Note AN4620 - 1.1 November 1996 , of H. 261 chips. As such the topics covered are included here under section headings which reflect , relevant IC datasheets and other H. 261 applications notes. The latest versions of these can always be , VP520S ( encoder ) VRESET FIELD_EVEN RE VP520S (decoder) CREF VRST HREF FRST VREF , VREF and data is strobed out of the FIFO and into the encoder VP520S using the CREF from the decoder


Original
PDF AN4620 AN4620 VP520S BT812 bt812 equivalent int 6400 VP520 VP2612 VP2611 uPD485506 H261 DS3504
H.263 encoder chip

Abstract: simple encoding circuit diagram H.261 decoder chip Variable Length Decoder VLD Video Frame rate Converter H.261 encoder chip
Text: W9960CF is a single chip multi-protocol high performance video CODEC offered by Winbond Electronics Corp , perform ITU-T H.263/H. 261 simultaneous video bitstream encoding and decoding. W9960CF supports all video resolutions as specified in the H.263/H. 261 standards, including SQCIF, QCIF, CIF, 2CIF and 4CIF, at high video frame rate. For CIF resolution in H. 261 and QCIF resolution in H.263, specifically, W9960CF , .263 and H. 261 simultaneous video encoding and decoding · Supports SQCIF, QCIF, CIF, 2CIF and 4CIF video


OCR Scan
PDF W9960C W9960CF W9960CF CA95134 H.263 encoder chip simple encoding circuit diagram H.261 decoder chip Variable Length Decoder VLD Video Frame rate Converter H.261 encoder chip
1999 - BT812

Abstract: bt812 equivalent brooktree converter DS3504 H.261 encoder chip brooktree bt812
Text: AN4620 Designing with the H. 261 Chipset Application Note AN4620 - 1.1 November 1996 , Mitel H. 261 chips. As such the topics covered are included here under section headings which reflect the , datasheets and other H. 261 applications notes. The latest versions of these can always be obtained from our , data VACTIVE HACTIVE FIFO RCK WCK DIN RSTW WE DOUT RSTR RE VP520S ( encoder ) HBLNK VP520S , read address is reset by the VP520S VREF and data is strobed out of the FIFO and into the encoder


Original
PDF AN4620 AN4620 VP520S BT812 bt812 equivalent brooktree converter DS3504 H.261 encoder chip brooktree bt812
Supplyframe Tracking Pixel