The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC1090CSW Linear Technology LTC1090 - Single Chip 10-Bit Data Acquisition System; Package: SO; Pins: 20; Temperature Range: 0°C to 70°C
LTC1293DCSW Linear Technology LTC1293 - Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
LTC1289CCSW#TRPBF Linear Technology LTC1289 - 3 Volt Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 20; Temperature Range: 0°C to 70°C
LTC1293BCSW#TRPBF Linear Technology LTC1293 - Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
LTC1296BISW#PBF Linear Technology LTC1296 - Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 20; Temperature Range: -40°C to 85°C
LTC1296DCSW#TRPBF Linear Technology LTC1296 - Single Chip 12-Bit Data Acquisition System; Package: SO; Pins: 20; Temperature Range: 0°C to 70°C

H.261 codec chip Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
1999 - H.261 encoder chip

Abstract: ARRAY MICROSYSTEMS 176x120 Video graphic array VIDEO TO SVGA ENCODER videoflow H.261 codec chip
Text: collaboration (T.120) performance. Based on Array's proprietary VideoFLOW® H.261 Codec chip technology, the , tightly couple with and accelerate Microsoft NetMeeting ­ by utilizing Array's hardware to execute H. 261 , communication solution for delivering digital video and audio content over an Intranet. With Array's H. 261 , compression chip set ­ based on Array's proprietary VideoFLOW technology ­ for optimum performance and , core of the MPEG-1 and H. 261 compression tasks ­ performing up to 7 billion operations per second


Original
PDF 323-compliant 128Kbps 768Kbps H.261 encoder chip ARRAY MICROSYSTEMS 176x120 Video graphic array VIDEO TO SVGA ENCODER videoflow H.261 codec chip
1999 - s3 trio64v feature connector

Abstract: UAN-D1235 s3 trio64v s3 virge graphic card trio64v AVICAP32 graphics blaster MA202 trio64 s3 trio64v data sheet virge
Text: ® H.261 Codec chip technology, the VideoONE Communicator delivers the highest quality video in CIF , . 15 3.2 NetMeeting Options: Video/Audio Codec Selection , . 24 4.11.1 Video Capture & Codec Drivers , . 25 Array VFW Codec Driver . 25 Codec Selection


Original
PDF VF300-C. s3 trio64v feature connector UAN-D1235 s3 trio64v s3 virge graphic card trio64v AVICAP32 graphics blaster MA202 trio64 s3 trio64v data sheet virge
Not Available

Abstract: No abstract text available
Text: HMP8364 S E M I C O N D U C T O R ADVANCE INFORMATION 9/26/96 H. 261 Video Codec Features Description • Complete and fully compliant H. 261 Codec including framing and BCH error detect/correct. The Harris H. 261 Video Codec is a single-chip, high perfor­ mance integrated circuit , 1996 File Number 4286 HMP8364 H. 261 Video Codec Datasheet Description of Operation The , on chip CPU. This also includes a DMA type inter­ face for the automatic transfer of H. 261


OCR Scan
PDF HMP8364 HMP8364
1997 - ECHO canceller IC

Abstract: h221 HMP8112 HMP8112A HMP8156 HMP8201 HMP8320VCS HMP8364
Text: to run with a host processor. The VCS chip set consists of four Harris ICs: the video codec , Block Diagram COMPOSITE VIDEO NTSC/PAL DECODER HMP8112 Y BUS CbCr BUS H. 261 VIDEO CODEC , Conferencing chip set. The PCI interface supports control and data flows between the host system and the H. 261 , Conferencing System. The Harris H. 261 Video CODEC is a single-chip, high performance integrated circuit that , HMP8320VCS S E M I C O N D U C T O R ADVANCE INFORMATION Video Conference Solution Chip Set


Original
PDF HMP8320VCS HMP8364) HMP8201) HMP8112) HMP8156) 1-800-4-HARRIS ECHO canceller IC h221 HMP8112 HMP8112A HMP8156 HMP8201 HMP8320VCS HMP8364
1995 - a7710

Abstract: A773* Transistor videoflow A773 intel i960 RISC Motion JPEG Codec ARRAY MICROSYSTEMS a77500 30FPS jpeg decompression algorithm
Text: ICC chip . Real-time (30 fps) JPEG, H. 261 , and MPEG-1 encoding, decoding, and codec applications are , Codec Capabilities MPEG 352 x 240 Encoding or Decoding (30 fps) JPEG 720 x 480 Encoding or Decoding (30 fps) Video Conferencing (30 fps): ­ H. 261 352 x 288 Codec ­ 176 x 144 Multiway Codec ­ Up to , (MEC) chip set. The Evaluation Kit consists of a circuit board, DOS and Windows compatible , boards based on the ICC/MEC chip set. The Evaluation Board implements complete video capture


Original
PDF a77500 a7710 A773* Transistor videoflow A773 intel i960 RISC Motion JPEG Codec ARRAY MICROSYSTEMS a77500 30FPS jpeg decompression algorithm
ARRAY MICROSYSTEMS

Abstract: H.261 encoder chip S0020-0 videoflow H.261 codec chip XAD10 QCIF samsung XAD22
Text: heart of a programmable video codec for implementing the JPEG, MPEG-1, and H. 261 compression standards , applications at 30 frames per second: H. 261 codec processing CIF (352h x 288v) images MPEG-1 SIF (352h x 240v , the KS0143 / KS0144 chip set permit it to deliver exceptional performance for the JPEG, MPEG-1, and H. 261 , using the 40 and 50 MHz versions of the chip set. The KS0144 is not required for H. 261 decoder, MPEG , implement an H. 261 video codec capable of simultaneously encoding a single image sequence (e.g. the one


OCR Scan
PDF KS0144 KS0144 KS0143 KS0144s 71b4142 0D311D1 ARRAY MICROSYSTEMS H.261 encoder chip S0020-0 videoflow H.261 codec chip XAD10 QCIF samsung XAD22
a7710

Abstract: videoflow samsung image signal processor ARRAY MICROSYSTEMS QCIF samsung real-time decoding GG317 H.261 encoder chip
Text: applications at 30 frames per second: H. 261 codec processing CIF (352h x 288v) images MPEG-1 SIF (352h x 240v , the KS0143 / KS0144 chip set permit it to deliver exceptional performance for the JPEG, MPEG-1, and H. 261 , using the 40 and 50 MHz versions of the chip set. The KS0144 is not required for H. 261 decoder, MPEG , implement an H. 261 video codec capable of simultaneously encoding a single image sequence (e.g. the one , erform ance B enchm arks at 30 Frames Per Second KS0143CQ-50 / KS0144CQ-50 H. 261 Codec CIF encode + 1


OCR Scan
PDF KS0143 KS0143 KS0144 a7710 videoflow samsung image signal processor ARRAY MICROSYSTEMS QCIF samsung real-time decoding GG317 H.261 encoder chip
H.263 encoder chip

Abstract: simple encoding circuit diagram H.261 decoder chip Variable Length Decoder VLD Video Frame rate Converter H.261 encoder chip
Text: finbond Electronics Corp. W9960C VIDEO CODEC FOR VIDEO CONFERENCING GENERAL DESCRIPTION W9960CF is a single chip multi-protocol high performance video CODEC offered by Winbond Electronics Corp , perform ITU-T H.263/H. 261 simultaneous video bitstream encoding and decoding. W9960CF supports all video resolutions as specified in the H.263/H. 261 standards, including SQCIF, QCIF, CIF, 2CIF and 4CIF, at high video frame rate. For CIF resolution in H. 261 and QCIF resolution in H.263, specifically, W9960CF


OCR Scan
PDF W9960C W9960CF W9960CF CA95134 H.263 encoder chip simple encoding circuit diagram H.261 decoder chip Variable Length Decoder VLD Video Frame rate Converter H.261 encoder chip
1995 - TOKO Catalogue

Abstract: an5183 mt8870 ic 1.5um cmos process family AN4883 sl1461sa murata saw filter pdf/18834 880nm transceiver MITEL MSAN
Text: Digital Trunk PLL HDLC Protocol Controller Integrated PCM Filter Codec Integrated PCM Filter Codec Integrated PCM Filter Codec Integrated PCM Filter Codec Integrated PCM Filter Codec Integrated PCM Filter Codec Integrated PCM Filter Codec Telephony Analog Signal Processing Analog Signal Processing , /catalog2.htm MT8967 Integrated PCM Filter Codec Digital Subscriber Interface Circuit Digital Network , Synchronizer MT90500 Multi-Channel ATM AAL1 SAR T1/E1/J1 Single Chip Transceiver E1 Single Chip Interfaces T1


Original
PDF 1A184A 870nm, 140MHz 850nm, 35MHz 880nm, 45MHz 860nm, 70MHz TOKO Catalogue an5183 mt8870 ic 1.5um cmos process family AN4883 sl1461sa murata saw filter pdf/18834 880nm transceiver MITEL MSAN
1997 - 128x8 ram

Abstract: ALP 003 AD1845 HMP8201 HMP8156 HMP8115 HMP8112 CS4231A alps T303
Text: Products - H. 261 Video Codec : HMP8364 - NTSC/PAL Video Decoder: HMP8112 - NTSC/PAL Video Encoder , HMP8364 H. 261 VIDEO CODEC H. 261 (COMPRESSED VIDEO BUS) CbCr UNCOMPRESSED VIDEO BUS , .221, which requires interfaces to the H. 261 video compression chip and the telecom communications channel. In , VIDEO CODEC I/O BUS H. 261 (COMPRESSED VIDEO BUS) UNCOMPRESSED VIDEO BUS AUDIO LINK , CCS 158 O Audio Codec Chip Select. This active low output signals the audio codec to respond


Original
PDF HMP8201 1-800-4-HARRIS 128x8 ram ALP 003 AD1845 HMP8201 HMP8156 HMP8115 HMP8112 CS4231A alps T303
AS12E

Abstract: AS15E LUCENT AV4400 AV4400 AS15I-AS11I "Bell Labs" modem ACD01 Lucent Technologies Microelectronics video codecs Variable Length Decoder VLD AC-D01
Text: audio codecs for G.723 operation. Easy host software migration from previous AVP video codec chip sets , Improving on the award-winning performance of the previous two generations of A VP Video Codec Chip Sets , according to H. 261 Annex C. No SRAM required. Direct connect to conventional or synchronous DRAM , form for easy OEM customization and application development for H.320 and H.324. At 44 MHz, supports H. 261 , frames/s). Supports H. 261 Annex D still-frame mode for both QCIF and CIF resolutions. Supports


OCR Scan
PDF AV4400A DS96-017VCS DS95-124VCS) AS12E AS15E LUCENT AV4400 AV4400 AS15I-AS11I "Bell Labs" modem ACD01 Lucent Technologies Microelectronics video codecs Variable Length Decoder VLD AC-D01
1997 - dwa 108 a

Abstract: 27mhz remote control IC H261 HMP8112 HMP8364 MD31 dwa 108 Variable Length Decoder VLD
Text: HMP8364 S E M I C O N D U C T O R PRELIMINARY H. 261 Video CODEC June 1997 Features Description · Complete and Fully Compliant H. 261 Codec Including Framing and BCH Error Detect/Correct The Harris H. 261 Video Codec is a single-chip, high performance integrated circuit that simultaneously , the ITU H. 261 Video Conferencing Standard. This device is designed for highly integrated , pixel siting defined in ITU H. 261 . Inter-picture prediction is augmented by motion compensation and


Original
PDF HMP8364 1-800-4-HARRIS dwa 108 a 27mhz remote control IC H261 HMP8112 HMP8364 MD31 dwa 108 Variable Length Decoder VLD
1998 - GEC Plessey VP261

Abstract: TMS320C80 0x01010004
Text: 1. The H. 261 codec requires all color-picture video data to be in the MB format, while the 'C80 implementation handles the H. 261 codec by using the TI format. Conversions to the TI format from the MB format are made without adding excessive overhead to the codec . Figure 1 shows that the H. 261 codec places , of group of blocks (GOB) 1. The H. 261 codec repeats the process for MB 2 through MB 33. The process , ) is stored in memory by the TI implementation of the H. 261 codec . The TI format puts the 101376 Y


Original
PDF TMS320C80 SPRA174 GEC Plessey VP261 0x01010004
1998 - mb 111

Abstract: 0x01010300 GEC Plessey VP261
Text: 1. The H. 261 codec requires all color-picture video data to be in the MB format, while the 'C80 implementation handles the H. 261 codec by using the TI format. Conversions to the TI format from the MB format are made without adding excessive overhead to the codec . Figure 1 shows that the H. 261 codec places , of group of blocks (GOB) 1. The H. 261 codec repeats the process for MB 2 through MB 33. The process , ) is stored in memory by the TI implementation of the H. 261 codec . The TI format puts the 101376 Y


Original
PDF TMS320C80 SPRA174 mb 111 0x01010300 GEC Plessey VP261
1997 - ti 261

Abstract: PX-64 motion camera h261 mean absolute difference H.261 encoder chip Video controller TMS320C80 TMS320C82 TMS320C80 H.261 decoder chip
Text: video codec systems Both H. 261 and JPEG codecs use discrete cosine transform (DCT) and variable length , Decoder Figure 4. TMS320C80 H. 261 Recommendation Compression and Decompression Codec Used in the , Recommendation H. 261 (1993): "Video Codec for Audiovisual Services at Px64 kbits". 2. Jeremiah Golston , H. 261 Implementation on the TMS320C80 DSP Application Report 1997 Digital Signal Processing Solutions Printed in U.S.A., June 1997 SPRA161 H. 261 Implementation on the TMS320C80


Original
PDF TMS320C80 SPRA161 ti 261 PX-64 motion camera h261 mean absolute difference H.261 encoder chip Video controller TMS320C80 TMS320C82 H.261 decoder chip
Not Available

Abstract: No abstract text available
Text: HMP8364 S E M IC O N D U C T O R PRELIMINARY H. 261 Video CODEC June 1997 Features Description • Complete and Fully Compliant H. 261 Codec Including Framing and BCH Error Detect/Correct The Harris H. 261 Video Codec is a single-chip, high perfor­ mance integrated circuit that , P64 H. 261 encoder/decoder chip . 3.6 Video Output Port PIN NAME TYPE NO. DESCRIPTION , BUS VIDEO OUTPUT BUS DRAM INTERFACE H. 261 INTERFACE FIGURE 4-1. HSP8364 VIDEO CODEC TOP


OCR Scan
PDF HMP8364
Not Available

Abstract: No abstract text available
Text: HMP8364 harrisT O R S E M I C O N D U C Ê Ê Ë W Ë È PRELIMINARY H. 261 Video CODEC June 1997 Features Description • Com plete and Fully Com pliant H. 261 Codec Including Framing and BCH Error Detect/Correct The Harris H. 261 Video Codec is a single-chip, high , ITU H. 261 Standard • Encoder and Decoder on the Same Chip • Supports Simultaneous Encoding and , as the Video Codec . When it is desired to transmit an Annex D document, the H. 261 has a special


OCR Scan
PDF HMP8364 1-800-4-HARRIS
1997 - TMS320C80

Abstract: H.261 encoder chip H261 TMS320C82 mpeg coder audio layer 2 at&t video decoder mpeg
Text: video codec systems Both H. 261 and JPEG codecs use discrete cosine transform (DCT) and variable length , Decoder Figure 4. TMS320C80 H. 261 Recommendation Compression and Decompression Codec Used in the , H. 261 Implementation on the TMS320C80 DSP Application Report 1997 Digital Signal Processing Solutions Printed in U.S.A., June 1997 SPRA161 H. 261 Implementation on the TMS320C80 , . . 1 2 Basic Overview of the H. 261 Recommendation . . . . . . . . . . . . . . . . . . . . . . . .


Original
PDF TMS320C80 SPRA161 H.261 encoder chip H261 TMS320C82 mpeg coder audio layer 2 at&t video decoder mpeg
1997 - H.261

Abstract: Video controller TMS320C80 videostream decoders 1995 jpeg codec mean absolute difference TMS320C80 H.261 encoder chip H261
Text: video codec systems Both H. 261 and JPEG codecs use discrete cosine transform (DCT) and variable length , Decoder Figure 4. TMS320C80 H. 261 Recommendation Compression and Decompression Codec Used in the , H. 261 Implementation on the TMS320C80 DSP Application Report 1997 Digital Signal Processing Solutions Printed in U.S.A., June 1997 SPRA161 H. 261 Implementation on the TMS320C80 , . . 1 2 Basic Overview of the H. 261 Recommendation . . . . . . . . . . . . . . . . . . . . . . . .


Original
PDF TMS320C80 SPRA161 H.261 Video controller TMS320C80 videostream decoders 1995 jpeg codec mean absolute difference H.261 encoder chip H261
68J6

Abstract: AD1845
Text: flows between the host system and the H. 261 Video Codec , the audio codec , the video encoder/decoder , ITU H.221, which requires interfaces to the H. 261 video com ­ pression chip and the telecom com m , IOA[4], CCS 158 o Audio Codec Chip Select. This active low output signals the audio codec , to Industry Standard Audio Codec (CS4231 A, AD1845) • Glueless Interface to Harris Video Codec , Information • ITU H.320 Video Conferencing • Audio Processing for Speaker Phone Applications - H. 261


OCR Scan
PDF HMP8201 1-800-4-HARRIS 68J6 AD1845
1988 - mvd 01

Abstract: bu 1011 92D-02 encoder quarter point H.261 r 02023 16-E two-dimensional inverse discrete cosine transform
Text: VIDEO CODEC FOR AUDIOVISUAL SERVICES AT p × 64 kbit/s ITU-T Recommendation H. 261 (Previously "CCITT , diagram of the codec is given in Figure 1. Recommendation H. 261 (03/93) 1 E x te rn al c on , FIGURE 1/H. 261 Outline bloc k diagram of the vide o codec FIGURE 1/H. 261 .[D01] = 9 CM 2.1 Video , occupancy FIGURE B.1/H. 261 .[D09] = 9CM Annex C Codec delay measurement method (This annex forms an , H. 261 (03/93) {This document has included corrections to typographical errors listed in Annex 5


Original
PDF
iit "vision processor" 1992

Abstract: "single chip video codec" Integrated Information Technology iit risc iit vision PIP VIDEO ENCODER "integrated information technology" CCIR601 hostvcxport IIT VCP
Text: applications it can act as a full CIF resolution H. 261 codec and provide forward error correction and bitstream , . The microcode FEATURES • H. 261 , MPEG1 codec , MPEG2 decode • Proprietary compression standards , resolution decode or H. 261 QCIF codec , the bus can operate in a 16-bit mode. In this mode a single 256k x 16 , less demanding applications such as MPEG1 SIF resolution decode or H. 261 QCIF codec , the bus can , INTEGRATED Will!11 INFORMATION August 1994 IIT-VCP PRELIMINARY DATASHEET HT VCP Single Chip


OCR Scan
PDF decod15 iit "vision processor" 1992 "single chip video codec" Integrated Information Technology iit risc iit vision PIP VIDEO ENCODER "integrated information technology" CCIR601 hostvcxport IIT VCP
1996 - Adaptive Differential Pulse Code Modulation Decoder

Abstract: MPS40 TMS320C25 XDS510 convolutional ti 261 326XFAST vogt elektronik
Text: detail and addresses the main differences with respect to the H. 261 codec . Figure 2. Hybrid Codec for p , an MSE above this threshold are intraframe coded. As in an H. 261 Codec , the block will be , develop a source codec on the basis of a multisignal processor system can be with the aim of achieving a , channel encoding. Figure 1. Digital Transmission System Video Codec 2 Channel Codec DSP2 'C25 Interface Interface Speech Codec QAM Modem DSP1 'C25 GMSK Modem NPLMTN


Original
PDF SPRA110 Adaptive Differential Pulse Code Modulation Decoder MPS40 TMS320C25 XDS510 convolutional ti 261 326XFAST vogt elektronik
1996 - Viterbi Decoder

Abstract: TMS320C25 XDS510 linear predictive coding convolutional mps40 Videophone
Text: detail and addresses the main differences with respect to the H. 261 codec . Figure 2. Hybrid Codec for p , an MSE above this threshold are intraframe coded. As in an H. 261 Codec , the block will be , develop a source codec on the basis of a multisignal processor system can be with the aim of achieving a , channel encoding. Figure 1. Digital Transmission System Video Codec 2 Channel Codec DSP2 'C25 Interface Interface Speech Codec QAM Modem DSP1 'C25 GMSK Modem NPLMTN


Original
PDF SPRA110 MPS40 TMS320C4x Viterbi Decoder TMS320C25 XDS510 linear predictive coding convolutional Videophone
Skylark-A

Abstract: codec mp3 skylark VOICE RECORDer on USB flash memory 8051 music player codec mp3 VOICE RECORDER USB 80C51 mp3 player circuit diagram with 8051 mp3 player recorder circuit diagram SKYLARK
Text: Skylark-A is a Audio/Voice CODEC embedded system on a chip which includes MP3 Encoder, Decoder, DMA , PLL Pump Output SMT Chip reset 9 Skylark-A Specification Audio/Voice CODEC 1.5 , MP3 CODEC IP of Skylark-A and embedded MCU in a chip can't perform any operation relating to , MAR 27, 2003 1 Skylark-A Specification Audio/Voice CODEC 1. Skylark-A Introduction , Dimension 1.6. Pin Configuration 1.7. Electrical Characteristics 2. MP3 CODEC 2.1. General Description


Original
PDF 80C51) 64KByte, 64Kbyte 24Kbyte 256Byte 16-bit RS232C Skylark-A codec mp3 skylark VOICE RECORDer on USB flash memory 8051 music player codec mp3 VOICE RECORDER USB 80C51 mp3 player circuit diagram with 8051 mp3 player recorder circuit diagram SKYLARK
Supplyframe Tracking Pixel