The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
641119-6 TE Connectivity (641119-6) 06P MTA156 HDR ASSY FL/ST 15AU
641119-9 TE Connectivity (641119-9) 09P MTA156 HDR ASSY FL/ST 15AU
641119-2 TE Connectivity (641119-2) 02P MTA156 HDR ASSY FL/ST 15AU
641119-3 TE Connectivity (641119-3) 03P MTA156 HDR ASSY FL/ST 15AU
641119-5 TE Connectivity (641119-5) 05P MTA156 HDR ASSY FL/ST 15AU
641119-7 TE Connectivity (641119-7) 07P MTA156 HDR ASSY FL/ST 15AU
SF Impression Pixel

Search Stock (1)

  You can filter table by choosing multiple options from dropdownShowing 1 results of 1
Part Manufacturer Supplier Stock Best Price Price Each Buy Part
GT-64111-P-1 Marvell Bristol Electronics 149 - -

No Results Found

Show More

GT-64111-P-1 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
SAD 512d

Abstract: MIPS embedded GT-64111 NEC VR4300
Text: :+1-408.367.1401 Galileo 1 . OVERVIEW GT- 64111 Universal PCI System Controller for MIPS Processors The GT- 64111 , Block Diagram | Figure 1 , below, shows a simplified block diagram of the GT- 64111 . Galileo GT- 64111 Universal PCI System Controller for MIPS Processors Figure 1 : GT- 64111 Internai Block Diagram ä u , he dHven to a valid 0/ 1 . TABLE 3. Data Identifier SysCmd[8:0] Encodings (driven by GT- 64111 , signals are driven to a valid 0/ 1 by GT- 64111 . Universal PCI System Controller for MIPS Processors


OCR Scan
PDF 32-bit 64-bit RV4640 RV4650 RM5230 Vr4300 66MHz 512MB SAD 512d MIPS embedded GT-64111 NEC VR4300
Not Available

Abstract: No abstract text available
Text: ). 57 7.2.1 AddControl[ 1 :0], GT- 64111 - P-1 O N L Y , G T -6 4 1 1 1 i j a l i l e a System Controller for RC4640, RM523X and VR4300 CPUs P , . 130 6 Revision 1.0 GT- 64111 System Controller for RC4640, RM523X and VR4300 CPUs 1 , 1.6 Block Diagram Figure 1 , below, shows a simplified block diagram of the GT- 64111 . 8 Revision 1.0 GT- 64111 System Controller for RC4640, RM523X and VR4300 CPUs Figure 1 : GT- 64111


OCR Scan
PDF RC4640, RM523X VR4300 32-bit RC4640 RC4650 RM523X VR4300 66MHz
1998 - gt-64011-p

Abstract: GT-64111 VR4300 50 PIN SCSI connector 4011 pinout NEC VR4300
Text: Fax: +1-408.367.1401 GT- 64111 Universal PCI System Controller for MIPS Processors 1 , Figure 1 : GT- 64111 Internal Block Diagram SysAD 32 Data 16 x 32 Write Buffer 4x32 , Processors 2. Pin Information 2.1 Logic Symbol DAdr[0]/BAdr[0] GT- 64111 DAdr[ 1 ]/BAdr[ 1 , (driven by GT- 64111 ) S ysC md[ 8:0 ] E nco din g 1 8 7 6 5 4 3 2 1 0 C om , care" but `X' signals are driven to a valid 0/ 1 by GT- 64111 . 12 Revision 1.0 C omma nd D esc


Original
PDF GT-64111 32-bit 64-bit RV4640 RV4650 RM5230 Vr4300 66MHz gt-64011-p GT-64111 VR4300 50 PIN SCSI connector 4011 pinout NEC VR4300
1999 - gt-64111-P-1

Abstract: GT-64111 GT64111P1 mips r4000 pin diagram NEC VR4300 diode sy 526 VR4300 RC4650 RC4640 gt-64011-p
Text: AddControl[ 1 :0], GT-64111-P-1 ONLY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . , . 130 6 Revision 1.0 GT- 64111 System Controller for RC4640, RM523X and VR4300 CPUs 1 , CPUs Figure 1 : GT- 64111 Internal Block Diagram SysAD 32 Data 16 x 32 Write Buffer , GT- 64111 Product Preview Revision 1.1 FEB 4, 1999 System Controller for RC4640, RM523X and , 512MB address space - Supports DRAM bank interleaving - 256KB-16MB device depth - 1 - 4 banks


Original
PDF GT-64111 RC4640, RM523X VR4300 32-bit RC4640 RC4650 RM523X VR4300 gt-64111-P-1 GT-64111 GT64111P1 mips r4000 pin diagram NEC VR4300 diode sy 526 RC4650 gt-64011-p
1998 - MIPS 32-bit bus architecture

Abstract: GT-64111 mips MIPS bus architecture RC64475 RC64474 RC4650 RC4640 MIPS data bus pci 64 bit network
Text: Support Components Galileo Technology, Inc. GT- 64111 Universal PCI System Controller for 32 , -bit timer 5V tolerant inputs The GT- 64111 is a single-chip system controller for MIPS CPUs with 32 , high-performance Universal PCI interface. Concurrent operation is possible on the GT- 64111 's three independent , bus. The GT- 64111 /MIPS CPU combination is ideal for systems that require the high-performance of the , Frequency: Package: Evaluation Platform Galileo Technology provides the EV- 64111 PCI evaluation


Original
PDF GT-64111 32/64-bit RC4640, RC4650, RC64474 RC64475 66MHz 512Mbyte 64-bit 64-ions MIPS 32-bit bus architecture GT-64111 mips MIPS bus architecture RC64475 RC4650 RC4640 MIPS data bus pci 64 bit network
1998 - gt-64011-p

Abstract: EV-48004A GT-32011 GT-64111 DLink ADSL verilog code for mdio protocol GT-48006-P GT48006A R4640 NEC VR4300
Text: www.galileot.com Ordering Information GT- 64111-P 208-pin PQFP 15 GT-64014 Low Cost Single-Chip , *$/,/(2 7(&+12/2*< *$ / , / (2 7(&+ 1 2 /2 * < 6+257 )250 &$7$/2* 6SULQJ 6<67(0 &21752 , . 12 GT- 64111 Universal PCI System Controller for 32/64-bit MIPS CPUs , . 52 EV- 64111 Evaluation Platform for the GT- 64111 , dropped to below $ 1 ,000 by early 1997. The functionality of these systems increased as well, as


Original
PDF S-163 gt-64011-p EV-48004A GT-32011 GT-64111 DLink ADSL verilog code for mdio protocol GT-48006-P GT48006A R4640 NEC VR4300
1998 - pci schematics

Abstract: GALILEO TECHNOLOGY GT-64111 Galileo ev64111 orcad RC4640 RC4650 RC64474 RC64475
Text: Evaluation & Reference Boards Galileo Technology, Inc. EV- 64111 Evaluation Platform for the GT- 64111 Features Description x The EV- 64111 Development System, based on Galileo , benchmarks. EV- 64111 may be plugged into a PC's PCI slot to develop intelligent add-in card applications, or used as a PCI master in Galileo's EC-64BP PCI passive backplane. (Note: EV- 64111 does not work with Galileo4BP.) x Evaluation and development system for the GT- 64111 PCI System Controller


Original
PDF EV-64111 GT-64111 EV-64111 GT64111 EC-64BP GT-64111 66MHz 128MB pci schematics GALILEO TECHNOLOGY Galileo ev64111 orcad RC4640 RC4650 RC64474 RC64475
1998 - GT-48002A-P-4

Abstract: xc01 AN4800 GT-48001A GT-48002A GT-48004A GT-64111 GT-64120
Text: Router (Layer 3 Switch) Using the GT-4800x 1 . GT-4800x Product and Feature Summary Galileo's GT , -port Fast Ethernet (10/100Mbps) switch controller. Support for VLANs is included in the GT-48001A- P -4, GT-48002A- P , topology. 2 AN-48004-000 VLAN Support Overview GT-4800x Family 2.5 Example 1 : Sharing a , want to send/receive packets from all VLANs. Let's add to example 1 : network Manager, is a member of , group 1 Engineering group 2 Marketing The router illustrated above needs to be manually


Original
PDF GT-4800x AN-48004-000 GT-4800x GT-48001A: 10Mbps) GT-48002A-P-4 xc01 AN4800 GT-48001A GT-48002A GT-48004A GT-64111 GT-64120
Not Available

Abstract: No abstract text available
Text: Support Components Galileo Technology, Inc. G T- 64111 Universal PCI System Controller for 32/64-bit IDT RISController CPUs Features * C H N Q L D G Y alileo. Description The GT- 64111 , interface. Concurrent operation is possible on the G T- 64111 's three independent buses: the 32-bit CPU local bus, the 32-bit/66MHz Universal PCI bus, and the 32-bit memory/peripheral bus. The GT- 64111 /MIPS , Evaluation Platform Support Components Galileo Technology provides the EV- 64111 PCI evaluation platform


OCR Scan
PDF T-64111 32/64-bit GT-64111 32-bit 64bit 32-bit/66MHz GT-64111/MIPS
1998 - GT-64111

Abstract: design of dma controller using vhdl E1 TO Ethernet-MAC using vhdl interface of rs232 to UART in VHDL GALILEO TECHNOLOGY Ethernet-MAC E1 using vhdl V320USC E1 PCM encoder colour tv kit circuit diagram CMOS DIGITAL CAMERA 640x480
Text: . GT- 64111 Universal PCI System Controller for 32/64-bit IDT RISController CPUs Features x x , The GT- 64111 is a single-chip system controller for MIPS CPUs with 32-bit SysAD buses. This , Universal PCI interface. Concurrent operation is possible on the GT- 64111 's three independent buses: the , GT- 64111 /MIPS CPU combination is ideal for systems that require the high-performance of the MIPS , : Evaluation Platform Galileo Technology provides the EV- 64111 PCI evaluation platform for the GT- 64111 . Two


Original
PDF GT-64010A: RC4650/4700/5000/64475 32-bit 50MHz 256KB 512KB GT64012 512Mbyte 64-bit GT-64111 design of dma controller using vhdl E1 TO Ethernet-MAC using vhdl interface of rs232 to UART in VHDL GALILEO TECHNOLOGY Ethernet-MAC E1 using vhdl V320USC E1 PCM encoder colour tv kit circuit diagram CMOS DIGITAL CAMERA 640x480
1998 - 53C810

Abstract: AP605 i486 PC MOTHERBOARD CIRCUIT diagram ht6542b 85C30 schematic CMA110 HT6542 Artesyn Technologies, Inc heurikon AMD PCMCIA Flash Memory Card
Text: Evaluation & Reference Boards Algorithmics P -4032 algori thmics RC4640 Single Board Computer , -bit bus P -4032 Hardware Features x x x PROM: 512K x 8-bit FLASH PROM, and a socket for a 512K , Availability Software Support P -4032 is available direct from Algorithmics in England, and has been in , funning on the P -4032 and includes comprehensive libraries and lots of samples sources. See the separate data sheet for details. Technology Licensing The P -4032 and its software are available for license


Original
PDF P-4032 RC4640 RC64474 100MHz+ 64-bit 32-bit P-4032 53C810 ISO9001 AP605 i486 PC MOTHERBOARD CIRCUIT diagram ht6542b 85C30 schematic CMA110 HT6542 Artesyn Technologies, Inc heurikon AMD PCMCIA Flash Memory Card
TDA1904

Abstract: No abstract text available
Text: M -V M -V SVR Supply voltage rejection Vs = 12V f ripple = 1 00 Hz Vnppie = 0.5 Vrms P , Fig u re 7. D is to rtio n vs. output power F ig u re 8. D is to rtio n vs. output power 6-4111 1 , J / I r 1 f t r r 0 3 1 3 P0 fW) C . 1 0.3 I 3 P 0 (W] 6/10 f Z 7 , OUTPUT CURRENT CAPABILITY P R O TEC TIO N A G A IN S T CHIP O V E R TEM PERATURE LOW NOISE HIGH , Powerdip (8 + 8 ) O RDERING N U M BER : T D A 1 904 20 2.5 2 1 6 -40 to 150 TEST AND


OCR Scan
PDF TDA1904 TDA1904
1998 - "filtering database"

Abstract: verilog code for mdio protocol GT146 GT-64111 GT-64120 GT-48004A GT-48002A GT-48001A Dynamic Memory Refresh Controller 5-J04
Text: Controller TABLE OF CONTENTS 1 . Functional Overview 7 1.1 The GalNet Switching Architecture , ). 68 18.2.1.3 Primary Port Status LED (Mode 1 ): (LEDMode input is HIGH , Revision 1.0 6 GT-48004A Four Port Switched Fast Ethernet Controller 1 . Functional Overview , allowing packets to be switched between devices without processor intervention (see Figure 1 ). Each GalNet , -48004A incorporates full MII management support. The MDC/MDIO pins are directly controlled by the CPU. 1 . The GT


Original
PDF GT-48004A 66MHz 33MHz-to-66MHz GT-48002A 10/100Mbps \Archive\48004A\DATASHEET\Rev 0\484ads10 GT-48004A GT-48002A rketing\Docs\Archive\48004A\DATASHEET\Rev "filtering database" verilog code for mdio protocol GT146 GT-64111 GT-64120 GT-48001A Dynamic Memory Refresh Controller 5-J04
Not Available

Abstract: No abstract text available
Text: © - © - © L J 2 .5 4 (.100) [ P ositions Per Row - 1 ]- 1 1 QD □ L 2.54 ( 100) "*j p 1.27 (0 5 0 ) D□ □ 0 ] □n_ _ _ i 2.03 ro a m I 800 (-315) 2.54 (. 100) x (Positions Per Row - 1 ]-» J Recommended PCB Layout Ordering Information , Shrouded Stacking Headers 2.54 mm (.100") FCI basics m CUSTOM-ABILITY 2 .5 4 m m (. 1 0 0 , soldering processes File no. LR46923 Product drawing: 64110 o r 64111 Product specification: BUS


OCR Scan
PDF 1-888-499-4FCI
IEEE 3 bus datas

Abstract: "Spanning Tree"
Text: u p p o rt@ g a lile o T .c o m Tel: +1-408.451.1400 F ax:+1-408.451.1404 GT-48004A Four Port Switched Fast Ethernet Controller Calileo. TABLE OF CONTENTS 1 . Functional Overview 1.1 , . 25 24 N: W artc«tlndiDocs\A re I * A4 S004A \DATA SHE ETUtev 1 . P U , . 48 Interfacing Management Processors to Fast P C I


OCR Scan
PDF 8004A 66MHz 33MHz-to-66MHz GT-48002A 10/100Mbps GT-48004A GT-48002A ads10 IEEE 3 bus datas "Spanning Tree"
Not Available

Abstract: No abstract text available
Text: 4 25 E 3 P1 [2] p 3 [°] XTALO UT X T A L IN [ w [ V REF P 1 [3] 48 V CC 2 47 P1[ 1 ] 3 46 P1[0] [ 4 45 P1[2] 44 P 1 [4] [ P1[2] P1[ 1 ] [ P3[0] GND [ 5 24 3 p 3 t2] P 1 [5] [ 5 P3[2] P3[ 1 ] [ 6 23 3 p 2[2] P 1 [7] [ 6 43 P1 [6] GND D+[0] 7 22 H GND P3[ 1 , ] H P 0 [4] P0[ 1 ] [ 14 15 p o[e] P2[ 1 ] [ 14 35 P2[2] P2[3] [ 15


OCR Scan
PDF CY7C64111/ CY7C64011/ CY7C64011/12/13 CY7C64111/12/13
Not Available

Abstract: No abstract text available
Text: FCI BOARD-TO- basics ^ 9 ~ ssrsw 9 l W / PARALLEL Custom Static Heights from 10.29 mm (.405”) to 31.75 mm (1.25”) 64111 64110 68683 68046 56112 56242 56112 56242 O 9 87407 87849 O 0 63453 91812 &® 87012 87022 63453 92911 59112 59202 0.50 mm (.020”) 91920 & 0.80 mm (.031”) Parallel Board-Stacking Connectors also available D SOLUTIONS


OCR Scan
PDF
Not Available

Abstract: No abstract text available
Text: Number Index P a rtNumber Page 48258. 27 , . 55 63453.63 64110 . 23 64111 , .79 PPCSIP.89 P ZA .83 SAFLCS. 79


OCR Scan
PDF DIP050. SIP050. SPF080. SST050.
AD SOIC 8 MARKING CODE D8H

Abstract: No abstract text available
Text: ], P 1 [7 :0], P2[7:0], P3[7:0]) and four DAC pins P4[7,2:0]) are available on the C Y 7C 64111 /12/13 , edge ("0" to " 1 ") or falling edge (" 1 " to "0"). The C Y7C 64011/12/13 and C Y 7C 64111 /12/13 include , ] P 1 [7] P3[ 1 ] D+[0] D40 ] P3[3] GND P3[5] P3[7] P2[ 1 ] P2[3] GND P2[5] P2[7] DAC[7] P0[7] P0[5] P0[3 , 3 n 3 3 3 3 3 3 3 3 3 3 3 3 3 ] ] 3 3 v cc p i t1] p i t°] P1[2] p 1 [4] p i t6] P3[o] p 3[2] GND , D+[0], D -[0] P0 I/O I/O I/O 28-pin SOIC 6,7 P0[7:0] 10,14,11,15, 12,16,13,17 P 1 [2:0] 25,27,26 P2[6


OCR Scan
PDF CY7C64011/12/13 CY7C64111/12/13 CY7C64011/12/13 CY7C64111/12/13 AD SOIC 8 MARKING CODE D8H
N641

Abstract: 2SJ577 ITR00394 ITR00395 ITR00396 ITR00397 ITR00398 TA-2445 tf 115 250v 15a
Text: No. N 6 4 1 1 2SJ577 No. N6411 N1299 2SJ577 P MOS Absolute , Tstg V V -3 - 12 A A 1.65 50 W W 150 - 55 150 PW 10µs, duty cycle 1 , 2090A (unit : mm) 0.8 10.2 0.8 0.4 2 3 2.7 1 2.55 2.55 1 : Gate 2 : Drain 3 : Source 1 0.8 2.55 2 2.55 1.3 3 1.2 2.55 2.7 3.0 11.0 20.9 1.2 , (unit : mm) 9.4 unit 2.55 00.3 0.4 1 : Gate 2 : Drain 3 : Source SANYO : SMP-FD


Original
PDF 2SJ577 N6411 N1299 --100V --10V ITR00398 IT01482 N641 2SJ577 ITR00394 ITR00395 ITR00396 ITR00397 ITR00398 TA-2445 tf 115 250v 15a
2015 - Not Available

Abstract: No abstract text available
Text: . 5.1, 最高电压 = 30 V 至 60V(AC 或 DC)( 1 ) Int 最大值 @ 25 ℃ (mA) It 最小值 @ 25 , 661 64111 2322 661 64711 2381 661 65411 2381 662 66111 2381 662 67011 2381 662 68311 2381 662 69211 - 注释 ( 1 ) (2) 热敏电阻固定在底板上。 Imax , 曲线 1 : Ø Dmax. = 20.5 mm ts 曲线 2: Ø Dmax. = 16.5 mm 曲线 3: Ø Dmax. = 12.5 mm 10 曲线 4: Ø Dmax. = 10.5 mm 曲线 5: Ø Dmax. = 8.5 mm 1 10-1 曲线 6: Ø Dmax. = 7.0 mm


Original
PDF E148885ï UL1434 2011/65/EU 2002/95/ECã 2002/95/EC 2011/65/EUã JS709A 02-Oct-12
CY7C64XX

Abstract: CY7C640 CY7C6401
Text: [ [ [ [ [ [ [ [ [ [ [ 3 4 5 6 7 8 9 10 11 12 13 14 [3] P1[5] P I [71 P3[ 1 ] D+[0] D -[0] P3[3] GND P3[5] P3[7] P2[ 1 , ] P0[3] P0[ 1 ] P °[2] P0[4] P0[B] - _ '< . > ' ^< ! * \ X ^SSSBST JT S w = I ¥ £^ X ijUiVw^W , Assignments I/O I/O I/O 28-pin SOIC 6,7 P0[7:0] 10,14,11,15, 12,16,13,17 P 1 [2:0] 25,27,26 P2[6:2] 19,9,20,8,21 P3[2:0] 23,5,24 28-Pin PDIP 7,8 P0[7:0] 11,15,12,16, 13,17,14,18 P 1 [2:0] 26,4,27 P2[6:2] 20,10,21,9,23 P3[2:0] 24,6,25 48-Pin 8,9 P0[7:0] 20,26,21,27, 22,28,23,29 P 1 [7 :0] 6,43,5,44, 4,45,47,46 P2


OCR Scan
PDF Y7C64011/12/13 CY7C64111/12/13 CY7C64XX CY7C640 CY7C6401
1999 - GT482

Abstract: 48208 4.7kohm resistor GT-48212 Motorola ColdFire 5202 diode sy 171 10 TC3001 GT-48207 GT-64010A GT-64111
Text: REPRODUCE Block Diagram of Typical Managed Switch ( T w o 1 0 0 M b i t P o r t s + 1 2 1 0 M b i t P o , 100BaseTX PHY/XCVR 12 x 10BaseT 2 x 100BaseTX Block Diagram of Typical Managed Switch ( T w o 1 0 0 M b i t P o r t s + 2 4 1 0 M b i t P o r t s) CPU (optional) CPU Bus (when CPU present , Table 1 : Pinout Differences Galaxy De v ic e F u n c ti o n s n o t im p le m e n t e d GT , 10+10/100 BaseX Preliminary Revision 1.2 1 /27/99 Please contact Galileo Technology for possible


Original
PDF GT-482xx GT-48212 GT-48208 GT-48207 GT-48212: 10BaseT 100BaseX GT-48208: GT482 48208 4.7kohm resistor Motorola ColdFire 5202 diode sy 171 10 TC3001 GT-48207 GT-64010A GT-64111
2005 - 2381

Abstract: No abstract text available
Text: contact: nlr.europe@vishay.com www.vishay.com 1 2381 66. 5.1 Vishay BCcomponents 30 to 60 V PTC , . voltage = 30 V to 60 V (ac or dc)( 1 ) Int MAX. at 25 °C (mA) 94 130 180 270 320 410 470 540 610 700 830 , 64111 2381 661 54711 2322 661 64711 2381 661 55411 2381 661 65411 2381 662 56111 2381 662 66111 2381 662 , 51321 2381 664 51721 2381 664 52021 - Notes 1 . The thermistors are clamped at the seating plane. 2 , PTC THERMISTORS IN BULK D D T H3 H2 H3 H2 F L1 d d Leaded8- 1 .vsd L1 F Fig. 1a Fig. 1b


Original
PDF E148885 UL1434 wa381 0E-01 24-Oct-05 2381
2005 - PTCCL13H921DBE

Abstract: 662 marking PTCCL11H701DBE ptc 80 dec c 662 mark ptc thermistor 500 ohm 2381-660-61311 E148885 PTCCL..H....BE ptccl17h132dbe
Text: , Vmax on the other side. For technical questions contact: nlr.europe@vishay.com www.vishay.com 1 , DATA AND ORDERING INFORMATION for 2381 66. 5.1; max. voltage = 30 V to 60 V (ac or dc) 1 ) Int MAX , 2381 661 64111 2322 661 64711 2381 661 65411 2381 662 66111 2381 662 67011 2381 662 68311 2381 662 69211 - Notes 1 . The thermistors are clamped at the seating plane. 2. Imax is the maximum , PTC Thermistors For Overload Protection PTC THERMISTORS ON TAPE ON REEL T P D P h P


Original
PDF E148885 UL1434 08-Apr-05 PTCCL13H921DBE 662 marking PTCCL11H701DBE ptc 80 dec c 662 mark ptc thermistor 500 ohm 2381-660-61311 PTCCL..H....BE ptccl17h132dbe
Supplyframe Tracking Pixel