The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC1596-1ACSW#TR Linear Technology LTC1596 - Serial 16-Bit Multiplying DACs; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C
LTC1596BISW Linear Technology LTC1596 - Serial 16-Bit Multiplying DACs; Package: SO; Pins: 16; Temperature Range: -40°C to 85°C
LTC1595AIS8#PBF Linear Technology LTC1595 - Serial 16-Bit Multiplying DACs; Package: SO; Pins: 8; Temperature Range: -40°C to 85°C
LTC1595CCS8#TRPBF Linear Technology LTC1595 - Serial 16-Bit Multiplying DACs; Package: SO; Pins: 8; Temperature Range: 0°C to 70°C
LTC1596-1CISW#PBF Linear Technology LTC1596 - Serial 16-Bit Multiplying DACs; Package: SO; Pins: 16; Temperature Range: -40°C to 85°C
LTC1596BCSW#TRPBF Linear Technology LTC1596 - Serial 16-Bit Multiplying DACs; Package: SO; Pins: 16; Temperature Range: 0°C to 70°C

DSP modulo multiplier Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2002 - addressing modes of dsp processors

Abstract: Hitachi DSAUTAZ006
Text: engine Multiplier Arithmetic logic unit (ALU) Shifter DSP registers Multiplier 16 bits 16 bits 32 bits Single-cycle multiplier DSP registers Two 40-bit data registers Six 32 , processor ( DSP ), together with peripheral functions required for system configuration. The SH2-DSP core offers enhancement of the DSP functions (multiply and multiply-andaccumulate) of the SuperH RISC engine, and provides full DSP type data bus functionality, enabling efficient execution of various kinds of


Original
PDF SH7065 SH7065 176-pin LQFP2424-176) SH7065: addressing modes of dsp processors Hitachi DSAUTAZ006
1999 - 16 point DFT butterfly graph

Abstract: radix-2 DIT FFT C code 4 bit modified booth multipliers modified booth circuit diagram radix-2 radix-2 fft xilinx 16 point Fast Fourier Transform radix-2 applications for modified booth algorithm FPGA DIF FFT using radix 4 fft BUTTERFLY DSP
Text: row-column algorithm. Another factor is due to algorithmic overheads, such as modulo reductions and data , transform butterflies use multiplications modulo z N +1 + 1 by powers of z. These amount to simple , here is a radix-2 Booth recoded serialparallel multiplier [4]. For a B-bit multiplicand and multiplier , B-bits of the 2B-bit result are retained. A 16 - bit multiplier occupies 40 4000 series configurable , flip-flops are used. When the multiplier is incorporated into a larger design, data registers can be merged


Original
PDF 512-pixel 16 point DFT butterfly graph radix-2 DIT FFT C code 4 bit modified booth multipliers modified booth circuit diagram radix-2 radix-2 fft xilinx 16 point Fast Fourier Transform radix-2 applications for modified booth algorithm FPGA DIF FFT using radix 4 fft BUTTERFLY DSP
2004 - SH7065

Abstract: LQFP2424-176
Text: Features (cont) Item Specifications DSP · DSP engine Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers Two 40-bit data registers Six 32-bit data registers Modulo register , processor ( DSP ), together with peripheral functions required for system configuration. The SH2-DSP core offers enhancement of the DSP functions (multiply and multiply-andaccumulate) of the SuperH RISC engine


Original
PDF SH7065 SH7065 176-pin LQFP2424-176) SH7065: LQFP2424-176
ADSP-21010

Abstract: TMS320C30 ADSP-21020 AN-235 ADSP-21020 AN235 DSP modulo multiplier AN-235 block diagram of tms320c30
Text: -bit floating-point inputs X Parallel Operation Of ALU And Multiplier Since many DSP algorithms are modeled around , , MASSACHUSETTS 02062-9106 • 617/329-4700 Considerations For Selecting a DSP Processor (ADSP-21020/ADSP , multiplications and additions. In signal processing algorithms, additions are necessary to accumulate multiplier , multiply/accumulate throughput • Circular/ modulo data addressing to restrict index registers to a range , avoid overflows when accumulating fixed-point multiplier products Many of today's digital signal


OCR Scan
PDF AN-235 ADSP-21020/ADSP-21010 TMS320C30) throughputADSP-21020 ADSP-21010 ADSP-21020 TMS320 TMS320C30 AN-235 ADSP-21020 AN235 DSP modulo multiplier block diagram of tms320c30
1999 - 32 bit barrel shifter circuit diagram using multi

Abstract: pipeline synchronization calmRISC USB modulo basics KS85F40113 MAC2424 ssfdc
Text: decoder capability, 8-channel A/D converter, full speed USB, DSP Architecture (24 x 24-bit MAC), and , Random Number Generator n CPU l l 8-bit CalmRISC Core DSP Architecture (24 x 24-bit MAC) n , Timer 0 1 Smart Media Smart Media (SSFDC) (SSFDC) DSP Core (24 x 24 bit MAC) DSP Core (24 x 24 , Data Memory Space n 24-Bit MAC Engine l 24 by 24 Multiplier l 52 Bit Adder/Subtracter n , MC0-1 SD0-3 MSR0 8 Modulo Arithmetic HS[0] SPTR[5:0] Modulo Arithmetic MSR1


Original
PDF KS85F40113 KS85F40113 24-bit MAC2424 32KWord 32 bit barrel shifter circuit diagram using multi pipeline synchronization calmRISC USB modulo basics MAC2424 ssfdc
ADSP-2111

Abstract: DSP56000 2111-1N design of 18 x 16 barrel shifter in computer DSP56166 DSP56001 ADSP-2105 ADSP-2100A ADSP-2100 BUT21
Text: , MASSACHUSETTS 02062-9106 • 617/329-4700 Considerations for Selecting a DSP Processor (ADSP-2111 vs. DSP56166 , performance of a DSP system can be measured as to how well it performs in the following areas: Fast and , branching In addition, the DSP processor should be capable of interfacing easily with external devices, be , development tools to ease system debug. This application note examines the performance of two leading DSP , . ARITHMETIC CAPABILITIES The basis of a good DSP processor is its ability to perform a wide variety of


OCR Scan
PDF AN-231 ADSP-2111 DSP56166) ADSP-2105 ADSP-2111, ADSP-2100 ADSP-2100A, ADSP-2101) DSP56000 2111-1N design of 18 x 16 barrel shifter in computer DSP56166 DSP56001 ADSP-2100A BUT21
verilog code for 32 BIT ALU implementation

Abstract: vhdl code 16 bit processor verilog code 16 bit processor verilog code for barrel shifter vhdl code for 8 bit barrel shifter 16 bit multiplier VERILOG Architecture of TMS320C4X FLOATING POINT PROCESSOR dsp processor Architecture of TMS320C54X instruction set of TMS320C5x addressing modes in adsp-21xx
Text: EDN 2000 EDN'S ANNUAL DSP DIRECTORY HIGHLIGHTS THE ARCHITECTURES AVAILABLE FOR YOUR HOTTEST DESIGNS. HERE'S HELP IN SORTING THROUGH THE MYRIAD DSP DEVICES. YOU CAN ALSO ACCESS OUR FREQUENTLY , . (Remember those vinyl platters?) Every year I begin the introduction to EDN's DSP Directory by remarking on the tremendous growth in DSP technology, and it's no different this year. You can judge this growth from the number of new DSP companies and the number of new DSPs. And you'll find descriptions of


Original
PDF X3J16/95-0029 NM6403 verilog code for 32 BIT ALU implementation vhdl code 16 bit processor verilog code 16 bit processor verilog code for barrel shifter vhdl code for 8 bit barrel shifter 16 bit multiplier VERILOG Architecture of TMS320C4X FLOATING POINT PROCESSOR dsp processor Architecture of TMS320C54X instruction set of TMS320C5x addressing modes in adsp-21xx
architecture of TMS320C50

Abstract: addressing modes of TMS320C50 architecture of TMS320C50 applications instruction set of TMS320C50 DSP PROCESSOR architectural design of TMS320C50 instruction set tms320c50 TMS320C50 PAER tms320c50 mnemonic description TMS320C50 architecture
Text: provided for circular modulo addressing; this diminishes the performance of DSP algorithms using circular , , MASSACHUSETTS 02062-9106 • 617/329-4700 Considerations For Selecting a DSP Processor (ADSP-2101 vs. TMS320C50 , speed or MIPS (Millions of instructions per second) rating alone. Many times a DSP processor is characterized mainly by its MIPS rate. Since the instruction of one DSP device is not necessarily equivalent to that of another DSP device, a MIPS rating can be misleading. Other architectural and performance


OCR Scan
PDF AN-233 ADSP-2101 TMS320C50) architecture of TMS320C50 addressing modes of TMS320C50 architecture of TMS320C50 applications instruction set of TMS320C50 DSP PROCESSOR architectural design of TMS320C50 instruction set tms320c50 TMS320C50 PAER tms320c50 mnemonic description TMS320C50 architecture
2004 - SH7615

Abstract: No abstract text available
Text: Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers Two 40-bit data registers Six 32-bit data , , the 32-bit internal architecture provides improved data processing power, and DSP functions have also been enhanced with the implementation of extended Harvard architecture DSP data bus functions. With , (including 3 added for DSP use) Ten 32-bit system registers · RISC (Reduced Instruction Set Computer


Original
PDF SH7615 32-bit
2001 - HD6417615AF60

Abstract: Hitachi DSAUTAZ006
Text: pipeline · 2 Table 1.1 Item DSP Features (cont) Specifications · DSP engine Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers Two 40-bit data registers Six 32-bit data registers Modulo register (MOD, 32 , -bit internal architecture provides improved data processing power, and DSP functions have also been enhanced with the implementation of extended Harvard architecture DSP data bus functions. With this CPU, it has


Original
PDF SH7615 32-bit HD6417615AF60 FP-208C Hitachi DSAUTAZ006
1995 - addressing modes of TMS320C50

Abstract: instruction set of TMS320C50 DSP PROCESSOR architecture of TMS320C50 TMS320C50 C5257 TMS320C5x matrix multiplication architectural design of TMS320C50 adsp 21xx processor advantages instruction set of TMS320C50 32 BIT PROCESSOR TMS320C5x architecture diagram
Text: , there is no dedicated multiplier / accumulator (MAC), which is required in many DSP algorithms. Instead , . Limited support is provided for circular modulo addressing; this diminishes the performance of DSP , 02062-9106 · 617/329-4700 Considerations for Selecting a DSP Processor (ADSP-2115 vs. TMS320C5x , per second) rating alone. Many times a DSP processor is characterized mainly by its MIPS rate. Since the instruction of one DSP device is not necessarily equivalent to that of another DSP device, a


Original
PDF AN-393 ADSP-2115 TMS320C5x) TMS320C52 ADSP-2115, ADSP-2115 addressing modes of TMS320C50 instruction set of TMS320C50 DSP PROCESSOR architecture of TMS320C50 TMS320C50 C5257 TMS320C5x matrix multiplication architectural design of TMS320C50 adsp 21xx processor advantages instruction set of TMS320C50 32 BIT PROCESSOR TMS320C5x architecture diagram
2001 - Hitachi DSAUTAZ006

Abstract: No abstract text available
Text: 1.1 Item DSP Features (cont) Specifications · DSP engine Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers , -bit internal architecture provides improved data processing power, and DSP functions have also been enhanced with the implementation of extended Harvard architecture DSP data bus functions. With this CPU, it has , registers (including 3 added for DSP use) Ten 32-bit system registers · RISC (Reduced Instruction Set


Original
PDF SH7616 32-bit Hitachi DSAUTAZ006
2004 - ROUND ROBIN ARBITRATION AND FIXED PRIORITY

Abstract: SH7616
Text: Multiplier Arithmetic logic unit (ALU) Shifter DSP registers · Multiplier 16 bits × 16 bits 32 bits Single-cycle multiplier · DSP registers Two 40-bit data registers Six 32-bit data , , the 32-bit internal architecture provides improved data processing power, and DSP functions have also been enhanced with the implementation of extended Harvard architecture DSP data bus functions. With , DSP use) Ten 32-bit system registers · RISC (Reduced Instruction Set Computer) type


Original
PDF SH7616 32-bit ROUND ROBIN ARBITRATION AND FIXED PRIORITY
addressing modes of TMS320C50

Abstract: architectural design of TMS320C50 instruction set tms320c50 tms320c50 mnemonic TMS320C50 architecture block diagram of TMS320CSx instruction set of TMS320C50 DSP PROCESSOR TMS320C50 addressing modes with examples architecture of TMS320C50 architecture of TMS320C50 applications
Text: TMS320C25, there is no dedicated multiplier / accumulator (MAC), which is required in many DSP algorithms , the ALU on the multiplier for multiplication/accumulations in the TMS320C50, DSP Requirement ADSP , provided for circular modulo addressing; this diminishes the performance of DSP algorithms using circular , , MASSACHUSETTS 02062-9106 • 617/329-4700 Considerations for Selecting a DSP Processor (ADSP-2101 vs. TMS320C50 , characterized mainly by its MIPS rate. Since the instruction of one DSP device is not necessarily equivalent to


OCR Scan
PDF AN-233 ADSP-2101 TMS320C50) TMS320C50. addressing modes of TMS320C50 architectural design of TMS320C50 instruction set tms320c50 tms320c50 mnemonic TMS320C50 architecture block diagram of TMS320CSx instruction set of TMS320C50 DSP PROCESSOR TMS320C50 addressing modes with examples architecture of TMS320C50 architecture of TMS320C50 applications
DSP16A

Abstract: dsp16a block diagram ADSP filter algorithm implementation ADSP-2101 AN-240
Text: , MASSACHUSETTS 02062-9106 • 617/329-4700 Considerations For Selecting a DSP Processor ADSP-2101 vs. WE DSP16A , processing units that capable of performing rapid computations. The numerical performance of a DSP system is , -2101 architecture was designed so DSP algorithms are easily coded and rapidly executed. Unlike many DSP processors , multiplier /accumulator (MAC), and a barrel shifter. They are connected by the result bus (R bus) so that the , -bit computations. The arithmetic section of the DSP16A contains a multiplier unit with a scaling shifter and a ALU


OCR Scan
PDF AN-240 ADSP-2101 DSP16A DSP16A dsp16a block diagram ADSP filter algorithm implementation
2101S

Abstract: dsp16a block diagram ADSP-2101 AN-240 DSP16A 8 BIT ALU mathematical operations
Text: , MASSACHUSETTS 02062-9106 • 617/329-4700 Considerations for Selecting a DSP Processor ADSP-2101 vs. WE DSP16A , processing units that capable of performing rapid computations. The numerical performance of a DSP system is , PRODUCTS 9-65 The arithmetic section of the ADSP-2101 architecture was designed so DSP algorithms are easily coded and rapidly executed. Unlike many DSP processors, the ADSP-2101 uses an algebraic notation , independent computational units: an arithmetic/logic unit (ALU), a multiplier /accumulator (MAC), and a barrel


OCR Scan
PDF AN-240 ADSP-2101 DSP16A 2101S dsp16a block diagram DSP16A 8 BIT ALU mathematical operations
ADSP-2100

Abstract: ADSP-2100A AN-386 TMS320C25 TMS320C30 "multiplier accumulator" DSP Architectures
Text: , MASSACHUSETTS 02062-9106 • 617/329-4700 Considerations for Selecting a DSP Processor (ADSP2100 Family vs , each of the following areas. 1. Fast and flexible arithmetic A DSP processor must provide , sequence of computation so that a given DSP algorithm can be executed without being reformulated. 2. Extended dynamic range on multiplication/ accumulation Extended sums-of-products are common in DSP , class of DSP algorithms including most filters require circular buffers. Hardware to handle address


OCR Scan
PDF AN-386 ADSP2100 TMS320C25) TMS320C25 ADSP-2100 ADSP-2100A TMS320C30 "multiplier accumulator" DSP Architectures
2000 - 8232h

Abstract: ta 8232h DSP modulo multiplier S3CB018 MAC816 79AH
Text: No file text available


Original
PDF S3CB018/FB018 S3CB018/FB018 8232h ta 8232h DSP modulo multiplier S3CB018 MAC816 79AH
1994 - STR F 6168

Abstract: sy 171 SY 356 111101AADDDD1000 Hitachi DSA00315 0xffffff00
Text: operation. A built-in multiplier can execute multiplication and addition as quickly as DSP . The SH-DSP is , Feature Description DSP unit · 1 cycle multiplier · 16 bits × 16 bits 32 bits (fixed , processing capability as a general usage DSP (Digital Signal Processor). The SH-DSP offers an improvement on the DSP functions of multiplication and multiply and accumulate in SuperH microprocessors by using a DSP style data path function. It maintains upward compatibility at the object code level with the SH


Original
PDF ADE-602-063C 0011nnnnmmmm0101 0100nnnn00010000 0000nnnnmmmm1111 0000nnnnmmmm0111 STR F 6168 sy 171 SY 356 111101AADDDD1000 Hitachi DSA00315 0xffffff00
1998 - Architecture of TMS320C4X

Abstract: ADSP-21060 1994 ADSP-21060 1993 ADSP-21060 ti c40 architecture 32 bit barrel shifter circuit diagram block diagram of of TMS320C4X architecture TMS320C40 comparison of dsps ADSP-21060 reference manual
Text: floating-point data formats. The DSP 's computational core ( multiplier & ALU) operate on 32-bit fixed-point and , , MASSACHUSETTS 02062-9106 · 617/329-4700 Considerations for Selecting a DSP Processor-Why Buy the ADSP , discusses the features of two popular floating-point DSP families, the ADSP-2106x and TMS320C4x. Table I shows a comparison for two of the DSPs. The ADSP21060 SHARC DSP beats the TMS320C40 with the following , ). Table I. Comparison of Floating-Point DSP Features DSP Processor ADSP


Original
PDF AN-403 ADSP-21060? ADSP-21060 TMS320C40) ADSP-21062 TMS320C4x ADSP-2106x E2038 Architecture of TMS320C4X ADSP-21060 1994 ADSP-21060 1993 ti c40 architecture 32 bit barrel shifter circuit diagram block diagram of of TMS320C4X architecture TMS320C40 comparison of dsps ADSP-21060 reference manual
1994 - Not Available

Abstract: No abstract text available
Text: Feature Description DSP unit · 1 cycle multiplier · 16 bits × 16 bits 32 bits (fixed , clock cycle, realizing high performance operation. A built-in multiplier can execute multiplication and addition as quickly as DSP . The SH-DSP is a 32 bit microcontroller based on Hitachi's Super TM RISC engine that realizes the same signal processing capability as a general usage DSP (Digital Signal Processor). The SH-DSP offers an improvement on the DSP functions of multiplication and multiply and accumulate


Original
PDF 0011nnnnmmmm0101 0100nnnn00010000 0000nnnnmmmm1111 0000nnnnmmmm0111
1994 - stc dmx

Abstract: 2sf1 2EE11
Text: operation. A built-in multiplier can execute multiplication and addition as quickly as DSP . TM The , Feature Description DSP unit · 1 cycle multiplier · 16 bits × 16 bits 32 bits (fixed , processing capability as a general usage DSP (Digital Signal Processor). The SH-DSP offers an improvement on the DSP functions of multiplication and multiply and accumulate in SuperH microprocessors by using a DSP style data path function. It maintains upward compatibility at the object code level with the SH


Original
PDF 0011nnnnmmmm0101 0100nnnn00010000 0000nnnnmmmm1111 0000nnnnmmmm0111 stc dmx 2sf1 2EE11
BUTTERFLY DSP

Abstract: Architecture of TMS320C4X FLOATING POINT PROCESSOR arm piccolo 32 bit barrel shifter vhdl BDSP9124 DSP16xx verilog code for 2D linear convolution TMS32C50 vhdl code for Circular convolution space-vector PWM by using VHDL
Text: APPLICATIONS CONTINUES TO FUEL AN UNPRECEDENTED DEMAND FOR NEW DSP TECHNOLOGY. FOLLOWING THE TRADITION OF MANY YEARS PAST, EDN'S DSP DIRECTORY HIGHLIGHTS THE DSP ARCHITECTURES AVAILABLE FOR YOUR HOTTEST DESIGNS. TO HELP YOU SORT THROUGH THE MYRIAD DSP DEVICES, ACCESS OUR FREQUENTLY UPDATED DATABASE USING OUR , introduction of several new architectures, such as Analog Devices TigerSharc and DSP Group's Teak core. VLIW , Atlanta, and started development on the StarCore scalable DSP core for cellular-base-station and


Original
PDF TMS320C4x; 64-bit-wide 64-bit 64-bit BUTTERFLY DSP Architecture of TMS320C4X FLOATING POINT PROCESSOR arm piccolo 32 bit barrel shifter vhdl BDSP9124 DSP16xx verilog code for 2D linear convolution TMS32C50 vhdl code for Circular convolution space-vector PWM by using VHDL
2004 - diode sy 345

Abstract: SY 356 SY 345 diode sy 171 sy 164 diode sy 166 SY 185 hf 311 REJ09B0171 SY 164 B
Text: Feature Description DSP unit · 1 cycle multiplier · 16 bits × 16 bits 32 bits (fixed , instruction can be executed in one clock cycle, realizing high performance operation. A built-in multiplier can execute multiplication and addition as quickly as DSP . The SH-DSP is a 32 bit microcontroller , usage DSP (Digital Signal Processor). The SH-DSP offers an improvement on the DSP functions of multiplication and multiply and accumulate in SuperH microprocessors by using a DSP style data path function. It


Original
PDF REJ09B0171-0500O 32-Bit D-85622 diode sy 345 SY 356 SY 345 diode sy 171 sy 164 diode sy 166 SY 185 hf 311 REJ09B0171 SY 164 B
1994 - STR F 6168

Abstract: Hitachi DSA0084 sy 171 SY 185 198R-1 DZ 431 111101AADDDD1000 SH-DSP SY Series SY 356
Text: operation. A built-in multiplier can execute multiplication and addition as quickly as DSP . TM The , Feature Description DSP unit · 1 cycle multiplier · 16 bits × 16 bits 32 bits (fixed , processing capability as a general usage DSP (Digital Signal Processor). The SH-DSP offers an improvement on the DSP functions of multiplication and multiply and accumulate in SuperH microprocessors by using a DSP style data path function. It maintains upward compatibility at the object code level with the SH


Original
PDF ADE-602-063C 0011nnnnmmmm0101 0100nnnn00010000 0000nnnnmmmm1111 0000nnnnmmmm0111 STR F 6168 Hitachi DSA0084 sy 171 SY 185 198R-1 DZ 431 111101AADDDD1000 SH-DSP SY Series SY 356
Supplyframe Tracking Pixel