The Datasheet Archive

SF Impression Pixel

Search Stock (5)

  You can filter table by choosing multiple options from dropdownShowing 5 results of 5
Part Manufacturer Supplier Stock Best Price Price Each Buy Part
DS21Q43-ATN Maxim Integrated Products Avnet - - -
DS21Q43AT Maxim Integrated Products Rochester Electronics 63,199 $100.42 $81.59
DS21Q43AT Maxim Integrated Products Bristol Electronics 3 - -
DS21Q43AT Maxim Integrated Products New Advantage Corporation 783 - -
DS21Q43AT+ Maxim Integrated Products Rochester Electronics 1,521 $61.36 $49.85

No Results Found

Show More

DS21Q43 datasheet (11)

Part Manufacturer Description Type PDF
DS21Q43A Dallas Semiconductor Quad E1 Framer Original PDF
DS21Q43A Maxim Integrated Products Quad E1 Framer Original PDF
DS21Q43AT+ Dallas Semiconductor Interface - Telecom, Integrated Circuits (ICs), IC FRAMER E1 QUAD 5V IND 128TQFP Original PDF
DS21Q43AT Dallas Semiconductor Quad E1 Framer Original PDF
DS21Q43AT Dallas Semiconductor Quad E1 Framer Original PDF
DS21Q43AT Maxim Integrated Products Quad T1 Framer Original PDF
DS21Q43AT+ Maxim Integrated Products Quad T1 Framer Original PDF
DS21Q43AT+ Maxim Integrated Products Four x Three 12 Channel E1 Framer Original PDF
DS21Q43ATN Dallas Semiconductor Quad E1 Framer Original PDF
DS21Q43ATN Dallas Semiconductor Quad E1 Framer Original PDF
DS21Q43-ATN Maxim Integrated Products Framer, Quad E1 Framer Original PDF

DS21Q43 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
DS2141A

Abstract: DS2141Q DS2143 DS2143Q MC68360 MC68MH360
Text: . RFSDA = 1 for DS21Q41, 0 for DS21Q43. B. Set clock edges for transmit on rising edge and receive on , and sync. CTRA = 1. 3. Use the TIMESLOT ASSIGNER to ignore Timeslot 0 for the DS21Q43. Page 2 of 3 , Maxim > App Notes > T/E Carrier and Packetized Keywords: DS21Q41, DS21Q43 , MC68360, QUICC32 , DS21Q41, DS21Q43 Interfacing to the MC68MH360 QUICC32 Abstract: This application note contains , diagram. Interconnections between the DS21Q41 or DS21Q43 and the Motorola MC68MH360 (QUICC32) are shown


Original
PDF DS21Q41, DS21Q43, MC68360, QUICC32, DS21Q43 MC68MH360 QUICC32 MC68360 DS2141Q DS2141A DS2143 DS2143Q
1997 - and or

Abstract: hdlc mc68360* motorola MC68360 MC68MH360
Text: ASSIGNER to ignore Timeslot 0 for the DS21Q43. Dallas Semiconductor , DS21Q41/Q43 APPLICATION NOTE PCM Interface, INTERFACING TO THE MC68MH360 QUICC32 OCTOBER 23, 1996 Interconnections between the DS21Q41 or DS21Q43 and the Motorola MC68MH360 (QUICC32) are shown in Figure 1. The MC68MH360 can be configured as an HDLC controller implementing protocols such as LAPD for both the DS0 , delays (0 - 3 clocks) to mask the F-Bit in T1 applications. RFSDA = 1 for DS21Q41, 0 for DS21Q43 3


Original
PDF DS21Q41/Q43 MC68MH360 QUICC32 DS21Q41 DS21Q43 MC68MH360 QUICC32) QUICC32 and or hdlc mc68360* motorola MC68360
DS2141A

Abstract: DS2141Q DS2143 DS2143Q MC68360 MC68MH360
Text: DS21Q43. B. Set clock edges for transmit on rising edge and receive on falling edge. CEA = CEB = 0. C , . Use the TIMESLOT ASSIGNER to ignore Timeslot 0 for the DS21Q43. Application Note 320: http , Maxim > App Notes > COMMUNICATIONS CIRCUITS TELECOM Keywords: DS21Q41, DS21Q43 , MC68360 , NOTE 320 DS21Q41, DS21Q43 Interfacing to the MC68MH360 QUICC32 Abstract: This application note , diagram. Interconnections between the DS21Q41 or DS21Q43 and the Motorola MC68MH360 (QUICC32) are shown


Original
PDF DS21Q41, DS21Q43, MC68360, QUICC32, DS21Q43 MC68MH360 QUICC32 MC68360 DS2141Q DS2141A DS2143 DS2143Q
DS2141A

Abstract: DS2141Q DS2143 DS2143Q MC68360 MC68MH360
Text: . RFSDA = 1 for DS21Q41, 0 for DS21Q43. B. Set clock edges for transmit on rising edge and receive on , and sync. CTRA = 1. 3. Use the TIMESLOT ASSIGNER to ignore Timeslot 0 for the DS21Q43. More , COMMUNICATIONS CIRCUITS May 08, 2001 App Note 320: DS21Q41, DS21Q43 Interfacing to the , information to complete a basic schematic diagram. Interconnections between the DS21Q41 or DS21Q43 and the , port by the host processor (CPU32 internal to the QUICC32). DS21Q41, DS21Q43 Notes: 1. Other signals


Original
PDF DS21Q41, DS21Q43 MC68MH360 QUICC32 MC68360 DS2141Q DS2143Q DS2143Q DS2141A DS2143
2002 - 25821

Abstract: dallas date code ds12887 25854
Text: DS2108 DS2108 DS2118M DS21352 DS2154 DS2154 DS2181A DS21Q43 DS21Q43 DS21Q43 DS21S07 DS2502 DS2502 C2-L A2 , DS2154 DS2154 DS2175 DS2181A DS21Q43 DS21Q43 DS21Q43 A2 A2 A3 B7 B7 B7 B7 B7 B1 B1 B1 B1 A4 A2 A2 A2 A2 , DH948636AG MONITOR DATE ASSEMBLY PRODUCT REV DATE JOB NO CODE FACILITY DS21Q43 DS2401 DS2401 DS2502 , DS1803 DS1803 DS1803 DS1803 DS1869 DS2108 DS2108 DS2118M DS2154 DS2175 DS2181A DS21Q43 DS21Q43 DS2502 , DS2154 DS2154 DS21Q43 DS21Q43 A4 A2 A2 DEC '00 SEP '00 DEC '00 26358 25961 26380 25508 25954 0044 0034


Original
PDF DS1621 DS1869 DE940040AAC DH833210AAB DS2181A DS5002 DE004552ABD DN012259AAL DN028766AAD 25821 dallas date code ds12887 25854
1997 - Not Available

Abstract: No abstract text available
Text: INITIALIZATION FOR DS21Q41, DS21Q43 After power-up, when supplies and clocks have stabilized, internal registers , pins. These registers are; DS21Q41: TEST, TCR2 DS21Q43 : TEST1, TEST2 Depending on the , in CCR3 should be set then cleared. SPECIAL INITIALIZATION FOR DS21Q43 TCLK (Transmit Clock) must , following sequence should be used to initialize the DS21Q43 in which TCLK is not present or TCLK is derived , RSYSCLK pin (DS21Q41, DS21Q43 ) is tied high, registers can be initialized (written to), but not read


Original
PDF DS2141/43/Q41/Q43 DS21Q41, DS21Q43 DS21Q41: DS21Q43: DS21Q43 DS21Q43)
MR 6500

Abstract: TI process change notice D929
Text: DALLAS SEMICONDUCTOR 4401 South Beltwood Parkway Dallas, Texas 75244-3292 (972) 371-4000 Date: May 28, 1999 Subject: PRODUCT CHANGE NOTICE ­ D92901 Description: Convert DS21Q43 to the Standard 0.6 micron Process Flow Description of Change: The DS21Q43 will be converted to the 0.6 micron process flow. This Single , : DS21Q43 Traceability: All wafer travelers will describe the new process flow. Customers will see


Original
PDF D92901 DS21Q43 Ti/250 DS21Q43 waDS21Q43 MR 6500 TI process change notice D929
2002 - 997E-07

Abstract: No abstract text available
Text: Single Poly, Single Metal MONITOR DATE ASSEMBLY PRODUCT REV DATE JOB NO CODE FACILITY DS21Q43 DS21Q43 DS21Q43 A3-A DEC '00 A3-A JUN '00 A3-A SEP '00 26369 25504 25950 0034 0014 0031 ATK (Anam, K) ATK (Anam, K , DATE JOB NO CODE FACILITY DS21Q43 DS21Q43 DS21Q43 DS21Q43 A3-A JUN '00 A3-A JUN '00 A3-A SEP '00 A3-A


Original
PDF DK031452AB DS21352 DM941230AG DN041061AAE DK007198AAF DK016058AA DK016058AA DS2108 997E-07
AN302

Abstract: AN-302 APP302 DS2141 DS2151 DS2153
Text: Maxim > App Notes > COMMUNICATIONS CIRCUITS Keywords: multiplex, backplane, framers, clock operation, T1 controller, single chip transceiver, SCT, E1 framer, T1 framer May 01, 2001 APPLICATION NOTE 302 DS2141, DS21Q41, DS21Q43 8-MHz System Clock Operation Abstract: The application note , following: DS21Q41 quad T1 framer, DS21Q43 E1 framer, DS2141 T1 controller, DS2151 T1 single chip transceiver (SCT), and DS2153 E1 SCT. The DS2141, DS21Q41, DS21Q43 , DS2151and DS2153 PCM signals can


Original
PDF DS2141, DS21Q41, DS21Q43 192MHz DS21Q41 DS2141 DS2151 DS2153 AN302 AN-302 APP302
multiplex

Abstract: DS2141 DS2153 2048MHZ
Text: COMMUNICATIONS CIRCUITS Application Note 430: May 01, 2001 App Note 302: DS2141, DS21Q41, DS21Q43 8-MHz System Clock Operation The DS2141, DS21Q41, DS21Q43 , DS2151and DS2153 PCM signals can interface to an 8 MHz system backplane. Typically this application is used to multiplex four 2.048 MHz PCM streams onto a single 8 MHz PCM stream. To accomplish this the elastic stores are enabled and placed in the 2.048 MHz SYSCLK mode. Figure 1 describes a timing scheme in which a single RSYNC is generated


Original
PDF DS2141, DS21Q41, DS21Q43 DS21Q43, DS2151and DS2153 multiplex DS2141 2048MHZ
DS2141

Abstract: DS2143 DS2151 DS2152 DS2153 DS2154
Text: Application Note 301 8 MHz System Clock Operation www.dalsemi.com This application note applies to the following products. T1 Framers DS2141 DS21Q41 E1 Framers DS2143 DS21Q43 T1 SCT' s DS2151 DS2152 E1 SCT' s DS2153 DS2154 T1 or E1 PCM signals can interface to an 8 MHz system , used to switch to another active line. Figures 3 and 4 apply to the DS2141, DS21Q41, DS2143, DS21Q43 , DS2151 and DS2153. Figures 3 and 4 apply to the DS2141, DS21Q41, DS2143, DS21Q43 , DS2151 and DS2153


Original
PDF DS2141 DS21Q41 DS2143 DS21Q43 DS2151 DS2152 DS2153 DS2154 192MHz DS2141 DS2143 DS2151 DS2152 DS2153 DS2154
DS26521

Abstract: DS21Q42 DS21FT44 DS21FT42 DS21FF44 DS21FF42 DS2153 DS2152 DS2151 DS21Q44
Text: Maxim > App Notes > TELECOM Keywords: transparent operation, T1, E1 framers, transceivers, DS21Q41, DS21Q42, DS21FF42, DS21FT42, DS21Q43 , DS21Q44, DS21FF44, DS21FT44, DS2151, DS2152, DS2153, DS2154, DS21352, DS21354, DS21552, DS21554, DS2155, DS21Q55, DS2150, DS21Q50, DS21Q352, DS21Q354 Dec 05, 2001 , T1/E1/J1 T1 SCTs Framers E1 SCTs T1/E1 SCTs DS21Q41 DS21Q43 DS26401 DS2151 , Operation on DS2153, DS21Q43 Hardware Considerations: Need rev A5 or better for complete receive


Original
PDF DS21Q41, DS21Q42, DS21FF42, DS21FT42, DS21Q43, DS21Q44, DS21FF44, DS21FT44, DS2151, DS2152, DS26521 DS21Q42 DS21FT44 DS21FT42 DS21FF44 DS21FF42 DS2153 DS2152 DS2151 DS21Q44
2002 - dallas date code ds1230

Abstract: dallas ds1230 25919 DS1230
Text: DS2108 DS2108 DS2154 DS2181A DS21Q43 DS21S07 DS2502 DS2502 DS5002 C2-L C2-L C2-L C2-L A2 A7 A3 B7 B7 A2 , ASSEMBLY PRODUCT REV DATE JOB NO CODE FACILITY DS2154 DS2154 DS21Q43 DS21S07 DS21S07 DS2401 DS2401 DS2434 , DS21Q43 DS21S07 DS2502 DS2502 DS5002 C2-L C2-L C2-L A2 A7 A3 B7 B7 A2 D1 A2 C1C3 C3 C4 JAN '00 JUL '00 OCT , JOB NO CODE FACILITY DS2154 DS21Q43 A2 SEP '00 25961 25508 0034 0014 ATP (Anam, PI) ATK (Anam, K , DS1232 DS1232 DS1232 DS1267 DS1621 DS1869 DS2108 DS2108 DS2118M DS2154 DS2154 DS2175 DS21Q43 DS21Q43


Original
PDF DS1621 DE940040AAC DS5002 DS87C520 DM925587AAF DK935356AAB DK933191AAJ DE952427AAD DE014522ADB dallas date code ds1230 dallas ds1230 25919 DS1230
Not Available

Abstract: No abstract text available
Text: DALLAS SEMICONDUCTOR 4401 South Beltwood Parkway Dallas, Texas 75244­3292 (214) 450­0400 Date: January 24, 1997 Subject: PRODUCT CHANGE NOTICE ­ A71703 Description: DS21Q43 Revision Change Description of Change: The DS21Q43 revision is being changed from revision A2 to revision A3. All the changes are minor and they are shown below: 1. In revision A2, the last bit (lsb) of the idle code in time slot 31 of every non­align frame was corrupted. Its value was a repeat of


Original
PDF A71703 DS21Q43
TCR16

Abstract: CCR15 DS21Q44 DS21Q42 DS21FT44 DS21FT42 DS21FF44 DS21FF42 DS2152 DS2151
Text: APPLICATION NOTE 336 Application Note 336 Transparent Operation Device Description www.dalsemi.com This application note applies to the following products. T1 Framers DS21Q41 DS21Q42 DS21FF42 DS21FT42 E1 Framers DS21Q43 DS21Q44 DS21FF44 DS21FT44 T1 SCT' s DS2151 DS2152 DS21352 DS21552 DS21Q352 DS21Q553 E1 SCT' s DS2153 DS2154 DS21354 DS21554 DS21Q354 DS21Q554 The , : DS2153 DS21Q43 : Hardware considerations: Register configurations: TCR1.6 = 1 TCR1.2, TCR1.3, TCR1


Original
PDF DS21Q41 DS21Q42 DS21FF42 DS21FT42 DS21Q43 DS21Q44 DS21FF44 DS21FT44 DS2151 DS2152 TCR16 CCR15 DS21Q44 DS21Q42 DS21FT44 DS21FT42 DS21FF44 DS21FF42 DS2152 DS2151
DS2172

Abstract: framer E1 DS2141 DS2143 DS2151 DS2152 DS2153 DS2154
Text: Application Note 334 Bit Error Tester, Interfacing to the DS2141, DS2143, DS21Q41, DS21Q43 , DS2151, DS2152, DS2153, DS2154 The Circuit in Figure 1 describes a method of interfacing the DS2172 BERT to the Dallas Semiconductor family of T1/E1 Framers and Single Chip Transceivers. The receive side of the DS2172 can be connected directly to the receive data stream of the Framer / SCT. RCHBLK is connected to the Receive Disable (RDIS) pin. RCHBLK and TCHBLK outputs from the Framer / SCT are used to


Original
PDF DS2141, DS2143, DS21Q41, DS21Q43, DS2151, DS2152, DS2153, DS2154 DS2172 framer E1 DS2141 DS2143 DS2151 DS2152 DS2153 DS2154
DS2141

Abstract: DS2153 DS2154 DS2155 DS21552 DS2156 DS21FF44 DS21Q44 DS21Q55
Text: following products: DS2141 DS21Q43 DS2153 DS21FF44 DS21552 DS2156 DS21Q41 DS21Q44 DS2154 , /554 DS21Q43 /Q44 DS21FF/FT44 NAME TEST1, TEST2, LICR TEST1, TEST2, LICR TEST1, TEST2, TCR2 , 6 AN342: T1/E1 Framer Initialization and Programming SPECIAL INITIALIZATION FOR DS21Q43 , setting CCR2.2. The following sequence should be used to initialize the DS21Q43 in which TCLK is not


Original
PDF DS2155, DS21Q55, DS2156 DS2141 DS21Q43 DS2153 DS21FF44 DS21552 DS2156 DS21Q41 DS2141 DS2153 DS2154 DS2155 DS21552 DS21FF44 DS21Q44 DS21Q55
wac-02

Abstract: DS21Q44 DS21Q42 DS2172 DS2154 DS2153 DS2152 DS2143 DS2141A Bit Error Rate Tester
Text: 313 314 315 326 336 DS21Q43 QUAD E1 CONTROLLER 301 302 309 320 336 342 , DS21Q44 vs DS21Q43 357 DS21Q42 vs DS21Q41 360 DS21x52 vs DS2152 361 DS21x54 vs DS2154


Original
PDF DS2172 DS2141A DS21Q41 DS2152 DS2154 DS2151 DS2153 wac-02 DS21Q44 DS21Q42 DS2143 Bit Error Rate Tester
2002 - CCR15

Abstract: No abstract text available
Text: Application Note 336 Transparent Operation www.maxim-ic.com This application note applies to the following products. T1 FRAMERS DS21Q41 DS21Q42 DS21FF42 DS21FT42 E1 FRAMERS DS21Q43 DS21Q44 DS21FF44 DS21FT44 T1 SCTs DS2151 DS2152 DS21352 DS21552 DS21Q352 DS21Q553 E1 SCTs DS2153 DS2154 DS21354 DS21554 DS21Q354 DS21Q554 DS2150 DS21Q50 T1/E1 SCTs DS2155 DS21Q55 The Dallas Semiconductor framers can , : DS2153, DS21Q43 Hardware Considerations: Need rev A5 or better for complete receive transparency with


Original
PDF DS21Q41 DS21Q42 DS21FF42 DS21FT42 DS21Q43 DS21Q44 DS21FF44 DS21FT44 DS2151 DS2152 CCR15
2002 - TI date code

Abstract: No abstract text available
Text: MONITOR DATE ASSEMBLY PRODUCT REV DATE JOB NO CODE FACILITY DS21Q43 DS21Q43 A3-A JUN '00 A3-A SEP '00 , NO CODE FACILITY DS21Q43 A3-A JUN '00 25505 0014 ATK (Anam, K) DN004571AAB LQFP TOTALS FOR


Original
PDF DM941230AG DM941226AA DS2502 DM941226AA DM941230AG TI date code
DS2151

Abstract: DS2152 DS21FF42 DS21FF44 DS21FT42 DS21FT44 DS21Q42 DS21Q44 DS26401
Text: Application Note 336 Transparent Operation www.maxim-ic.com INTRODUCTION This application note applies to the following products. T1 FRAMERS E1 FRAMERS DS21Q41 DS21Q42 DS21FF42 DS21FT42 DS21Q43 DS21Q44 DS21FF44 DS21FT44 T1/E1/J1 FRAMERS DS26401 T1 SCTs DS2151 DS2152 DS21352 DS21552 DS21Q352 DS21Q552 E1 SCTs DS2153 DS2154 DS21354 DS21554 DS21Q354 DS21Q554 DS2150 , TRANSPARENT OPERATION ON DS2153, DS21Q43 Hardware Considerations: Register Configurations: Need rev A5


Original
PDF DS21Q41 DS21Q42 DS21FF42 DS21FT42 DS21Q43 DS21Q44 DS21FF44 DS21FT44 DS26401 DS2151 DS2151 DS2152 DS21FF42 DS21FF44 DS21FT42 DS21FT44 DS21Q42 DS21Q44 DS26401
BSDL siemens

Abstract: IC 351 SLC-96 DS2155 DS2152 DS2151 DS2141A IC CHIP 348 DS2172 control IC 391
Text: 370 356 DS21Q43 QUAD E1 CONTROLLER 301 302 309 320 336 DS2153 E1 SINGLE-CHIP , DS2152 or DS2154 Design for the Next Generation Devices 356 § DS21Q44 vs. DS21Q43 357 §


Original
PDF DS2172/DS21372 DS2141A DS21Q50 DS2155 DS2148, DS21348, DS21Q48, DS21Q348 DS21448 DS3150 BSDL siemens IC 351 SLC-96 DS2152 DS2151 IC CHIP 348 DS2172 control IC 391
2002 - a7w 9

Abstract: A7w 12 a7w 20 A7w 50 DS29020 DS-1100 DS2503 A6W 08 DS1624 DS1954
Text: A3-3. A J3 B4 B2 C1 B2 A1 C3 C6 C5 D2 C2 C6 0.6 µm DS21Q43 Single Poly, Single Metal Product DS21Q43 Monitor Device(s) A3-A Rev A3-A 0.8 µm DS1232 DS1868 DS3816 Single Poly, Single


Original
PDF DS80CH10 DS80CH10 DS1775 DS21352 DS1722 DS1820 DS21354 DS21552 DS21554 a7w 9 A7w 12 a7w 20 A7w 50 DS29020 DS-1100 DS2503 A6W 08 DS1624 DS1954
2002 - dallas date code ds1230

Abstract: dallas date code dallas ds1230 code 25807
Text: FACILITY DS1232 DS1233 DS1267 DS1267 DS1621 DS2108 DS2109 DS2118M DS2118M DS2154 DS2154 DS21Q43 DS21S07 , DS2109 DS2118M DS2118M DS2154 DS2154 DS21Q43 DS21S07 DS21S07 DS2502 DS5002 A5 A1 A2 A7 B7 A7 B1 B1 A2 A2 , DS1267 DS1621 DS2108 DS2108 DS2109 DS2118M DS2118M DS2154 DS2154 DS21Q43 DS21S07 DS21S07 DS2502 DS2502


Original
PDF DS5002 DS87C520 DM925587AAF DN901118AAB DK935356AAB J-STD-020 DM929359AB DS1232 DS1233 dallas date code ds1230 dallas date code dallas ds1230 code 25807
Not Available

Abstract: No abstract text available
Text: applica tions · Onboard FDL support circuitry · Pin compatible with DS21Q43 Quad E1 Framer · 5V supply


OCR Scan
PDF DS21Q41B DS21Q41B SLC-96 403-199X) TR62411, TR54016.
Supplyframe Tracking Pixel